"RDNA 2" Instruction Set Architecture
Reference Guide

AMD

30-November-2020
Specification Agreement

This Specification Agreement (this “Agreement”) is a legal agreement between Advanced Micro Devices, Inc. (“AMD”) and “You” as the recipient of the attached AMD Specification (the “Specification”). If you are accessing the Specification as part of your performance of work for another party, you acknowledge that you have authority to bind such party to the terms and conditions of this Agreement. If you accessed the Specification by any means or otherwise use or provide Feedback (defined below) on the Specification, You agree to the terms and conditions set forth in this Agreement. If You do not agree to the terms and conditions set forth in this Agreement, you are not licensed to use the Specification; do not use, access or provide Feedback about the Specification. In consideration of Your use or access of the Specification (in whole or in part), the receipt and sufficiency of which are acknowledged, You agree as follows:

1. You may review the Specification only (a) as a reference to assist You in planning and designing Your product, service or technology (“Product”) to interface with an AMD product in compliance with the requirements as set forth in the Specification and (b) to provide Feedback about the information disclosed in the Specification to AMD.

2. Except as expressly set forth in Paragraph 1, all rights in and to the Specification are retained by AMD. This Agreement does not give You any rights under any AMD patents, copyrights, trademarks or other intellectual property rights. You may not (i) duplicate any part of the Specification; (ii) remove this Agreement or any notices from the Specification, or (iii) give any part of the Specification, or assign or otherwise provide Your rights under this Agreement, to anyone else.

3. The Specification may contain preliminary information, errors, or inaccuracies, or may not include certain necessary information. Additionally, AMD reserves the right to discontinue or make changes to the Specification and its products at any time without notice. The Specification is provided entirely “AS IS.” AMD MAKES NO WARRANTY OF ANY KIND AND DISCLAIMS ALL EXPRESS, IMPLIED AND STATUTORY WARRANTIES, INCLUDING BUT NOT LIMITED TO IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NONINFRINGEMENT, TITLE OR THOSE WARRANTIES ARISING AS A COURSE OF DEALING OR CUSTOM OF TRADE. AMD SHALL NOT BE LIABLE FOR DIRECT, INDIRECT, CONSEQUENTIAL, SPECIAL, INCIDENTAL, PUNITIVE OR EXEMPLARY DAMAGES OF ANY KIND (INCLUDING LOSS OF BUSINESS, LOSS OF INFORMATION OR DATA, LOST PROFITS, LOSS OF CAPITAL, LOSS OF GOODWILL) REGARDLESS OF THE FORM OF ACTION WHETHER IN CONTRACT, TORT (INCLUDING NEGLIGENCE) AND STRICT PRODUCT LIABILITY OR OTHERWISE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

4. Furthermore, AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur.

5. You have no obligation to give AMD any suggestions, comments or feedback (“Feedback”) relating to the Specification. However, any Feedback You voluntarily provide may be used by AMD without restriction, fee or obligation of confidentiality. Accordingly, if You do give AMD Feedback on any version of the Specification, You agree AMD may freely use, reproduce, license, distribute, and otherwise commercialize Your Feedback in any product, as well as has the right to sublicense third parties to do the same. Further, You will not give AMD any Feedback that You may have reason to believe is (i) subject to any patent, copyright or other intellectual property claim or right of any third party; or (ii) subject to license terms which seek to require any product or intellectual property incorporating or derived from Feedback or any Product or other AMD intellectual property to be licensed to or otherwise provided to any third party.

6. You shall adhere to all applicable U.S., European, and other export laws, including but not limited to the U.S. Export Administration Regulations (“EAR”), (15 C.F.R. Sections 730 through 774), and E.U. Council Regulation (EC) No 428/2009 of 5 May 2009. Further, pursuant to Section 740.6 of the EAR, You hereby certifies that, except pursuant to a license granted by the United States Department of Commerce Bureau of Industry and Security or as otherwise permitted pursuant to a License Exception under the U.S. Export Administration Regulations (“EAR”), You will not (1) export, re-export or release to a national of a country in Country Groups D:1, E:1 or E:2 any restricted technology, software, or source code You receive hereunder, or (2) export to Country Groups D:1, E:1 or E:2 the direct product of such technology or software, if such foreign produced direct product is subject to national security controls as identified on the Commerce Control List (currently found in Supplement I to Part 774 of EAR). For the most current Country Group listings, or for additional
information about the EAR or Your obligations under those regulations, please refer to the U.S. Bureau of Industry and Security's website at http://www.bis.doc.gov/.

7. If You are a part of the U.S. Government, then the Specification is provided with “RESTRICTED RIGHTS” as set forth in subparagraphs (c) (1) and (2) of the Commercial Computer Software-Restricted Rights clause at FAR 52.227-14 or subparagraph (c) (1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.277-7013, as applicable.

8. This Agreement is governed by the laws of the State of California without regard to its choice of law principles. Any dispute involving it must be brought in a court having jurisdiction of such dispute in Santa Clara County, California, and You waive any defenses and rights allowing the dispute to be litigated elsewhere. If any part of this agreement is unenforceable, it will be considered modified to the extent necessary to make it enforceable, and the remainder shall continue in effect. The failure of AMD to enforce any rights granted hereunder or to take action against You in the event of any breach hereunder shall not be deemed a waiver by AMD as to subsequent enforcement of rights or subsequent actions in the event of future breaches. This Agreement is the entire agreement between You and AMD concerning the Specification; it may be changed only by a written document signed by both You and an authorized representative of AMD.

DISCLAIMER

The information contained herein is for informational purposes only, and is subject to change without notice. This document may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD’s products or technology are as set forth in a signed agreement between the parties or in AMD’s Standard Terms and Conditions of Sale.

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. OpenCL is a trademark of Apple Inc. used by permission by Khronos Group, Inc. OpenGL® and the oval logo are trademarks or registered trademarks of Hewlett Packard Enterprise in the United States and/or other countries worldwide. DirectX is a registered trademark of Microsoft Corporation in the US and other jurisdictions. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

© 2018-2020 Advanced Micro Devices, Inc. All rights reserved.
## Contents

Preface ............................................................................................................. 1  
  About This Document ............................................................................. 1  
  Audience ................................................................................................. 1  
  Organization ............................................................................................ 1  
  Conventions ............................................................................................. 2  
  Related Documents ................................................................................ 2  
  Feature Changes in RDNA2 Devices .......................................................... 2  
    Instruction Changes ................................................................................ 3  
  Additional Information ............................................................................ 3  
1. Introduction ............................................................................................ 4  
  1.1. Terminology .................................................................................... 5  
2. Program Organization ............................................................................ 7  
  2.1. Wave32 and Wave64 ...................................................................... 7  
  2.2. Compute Shaders ........................................................................... 8  
  2.3. Data Sharing ................................................................................... 8  
    2.3.1. Local Data Share (LDS) ............................................................ 9  
    2.3.2. Global Data Share (GDS) ......................................................... 10  
  2.4. Device Memory ............................................................................... 10  
  2.5. Shader Padding Requirement ........................................................... 11  
3. Kernel State ............................................................................................ 12  
  3.1. State Overview ............................................................................... 12  
  3.2. Program Counter (PC) ................................................................... 13  
  3.3. EXECute Mask ............................................................................... 13  
  3.4. Status registers ............................................................................... 14  
  3.5. Mode register .................................................................................. 15  
  3.6. GPRs and LDS ................................................................................. 16  
    3.6.1. Out-of-Range behavior ............................................................. 16  
    3.6.2. SGPR Allocation and storage .................................................... 17  
    3.6.3. SGPR Alignment .................................................................... 18  
    3.6.4. VGPR Allocation and Alignment ............................................. 18  
    3.6.5. Wave Shared VGPRs ................................................................. 18  
    3.6.6. LDS Allocation and Clamping ................................................. 18  
  3.7. M# Memory Descriptor .................................................................... 18  
  3.8. SCC: Scalar Condition code .............................................................. 19  
  3.9. Vector Compares: VCC and VCCZ .................................................. 19  
  3.10. Trap and Exception registers ......................................................... 20  
    3.10.1. Trap Status register ................................................................. 21  
  3.11. Memory Violations ........................................................................ 22  
  3.12. Initial Wave State .......................................................................... 22  
    3.12.1. State Registers ...................................................................... 23
10.4.1. LDS Direct Reads ........................................... 92
10.4.2. LDS Parameter Reads .................................... 93
10.4.3. Data Share Indexed and Atomic Access .................. 94
10.4.4. LDS Lane-permute Ops .................................... 96
10.5. Global Data Share .............................................. 97

11. Exporting Pixel and Vertex Data .................................. 98
11.1. Microcode Encoding ........................................... 98
11.2. Operations ..................................................... 99
  11.2.1. Pixel Shader Exports ...................................... 99
  11.2.2. Vertex Shader Exports .................................... 99
11.3. Primitive Shader Exports ..................................... 100
11.4. Dependency Checking ......................................... 100

12. Instructions ...................................................... 101
  12.1. SOP2 Instructions ............................................. 101
  12.2. SOPK Instructions ........................................... 106
  12.3. SOP1 Instructions ............................................. 111
  12.4. SOPC Instructions ........................................... 122
  12.5. SOPP Instructions ............................................. 123
    12.5.1. Send Message ............................................ 129
  12.6. SMEM Instructions ........................................... 130
  12.7. VOP2 Instructions ........................................... 130
    12.7.1. VOP2 using VOP3 encoding ............................. 137
  12.8. VOP1 Instructions ........................................... 137
    12.8.1. VOP1 using VOP3 encoding ............................. 150
  12.9. VOPC Instructions ........................................... 150
    12.9.1. VOPC using VOP3A encoding ........................... 162
  12.10. VOP3P Instructions .......................................... 162
  12.11. VINTERP Instructions ..................................... 166
    12.11.1. VINTERP using VOP3 encoding ........................ 166
  12.12. VOP3A & VOP3B Instructions ............................... 167
  12.13. LDS & GDS Instructions .................................... 188
    12.13.1. DS_SWIZZLE_B32 Details ............................... 207
    12.13.2. LDS Instruction Limitations .......................... 209
  12.14. MUBUF Instructions ........................................ 209
  12.15. MTBUF Instructions ........................................ 215
  12.16. MIMG Instructions ......................................... 216
  12.17. EXPORT Instructions ....................................... 223
  12.18. FLAT, Scratch and Global Instructions ..................... 224
    12.18.1. Flat Instructions ...................................... 224
    12.18.2. Scratch Instructions .................................. 228
    12.18.3. Global Instructions ................................... 229
  12.19. Instruction Limitations ................................... 234
12.19.1. DPP ......................................................... 234
12.19.2. SDWA .................................................... 235
13. Microcode Formats ............................................. 236
  13.1. Scalar ALU and Control Formats ......................... 237
    13.1.1. SOP2 ................................................ 238
    13.1.2. SOPK ............................................... 240
    13.1.3. SOP1 ............................................... 241
    13.1.4. SOPC ............................................... 243
    13.1.5. SOPP ............................................... 245
  13.2. Scalar Memory Format .................................... 246
    13.2.1. SMEM ............................................... 246
  13.3. Vector ALU Formats ...................................... 247
    13.3.1. VOP2 ............................................... 247
    13.3.2. VOP1 ............................................... 249
    13.3.3. VOPC ............................................... 252
    13.3.4. VOP3A .............................................. 257
    13.3.5. VOP3B .............................................. 260
    13.3.6. VOP3P .............................................. 263
    13.3.7. SDWA ............................................... 265
    13.3.8. SDWAB .............................................. 266
    13.3.9. DPP16 .............................................. 267
    13.3.10. DPP8 .............................................. 268
  13.4. Vector Parameter Interpolation Format .................. 269
    13.4.1. VINTRP .............................................. 269
  13.5. LDS and GDS format ..................................... 270
    13.5.1. DS ................................................ 270
  13.6. Vector Memory Buffer Formats ........................... 272
    13.6.1. MTBUF ............................................. 272
    13.6.2. MUBUF ............................................. 274
  13.7. Vector Memory Image Format ............................... 276
    13.7.1. MIMG .............................................. 276
  13.8. Flat Formats ............................................ 279
    13.8.1. FLAT ............................................... 279
    13.8.2. GLOBAL ............................................ 281
    13.8.3. SCRATCH ........................................... 282
  13.9. Export Format ............................................ 282
    13.9.1. EXP ................................................. 282
Preface

About This Document

This document describes the current environment, organization and program state of AMD "RDNA" Generation devices. It details the instruction set and the microcode formats native to this family of processors that are accessible to programmers and compilers.

The document specifies the instructions (include the format of each type of instruction) and the relevant program state (including how the program state interacts with the instructions). Some instruction fields are mutually dependent; not all possible settings for all fields are legal. This document specifies the valid combinations.

The main purposes of this document are to:

1. Specify the language constructs and behavior, including the organization of each type of instruction in both text syntax and binary format.
2. Provide a reference of instruction operation that compiler writers can use to maximize performance of the processor.

Audience

This document is intended for programmers writing application and system software, including operating systems, compilers, loaders, linkers, device drivers, and system utilities. It assumes that programmers are writing compute-intensive parallel applications (streaming applications) and assumes an understanding of requisite programming practices.

Organization

This document begins with an overview of the AMD RDNA processors’ hardware and programming environment (Chapter 1). Chapter 2 describes the organization of RDNA programs. Chapter 3 describes the program state that is maintained. Chapter 4 describes the program flow. Chapter 5 describes the scalar ALU operations. Chapter 6 describes the vector ALU operations. Chapter 7 describes the scalar memory operations. Chapter 8 describes the vector memory operations. Chapter 9 provides information about the flat memory instructions. Chapter 10 describes the data share operations. Chapter 11 describes exporting the parameters of pixel color and vertex shaders. Chapter 12 describes instruction details, first by the microcode format to which they belong,
then in alphabetic order.
Finally, Chapter 13 provides a detailed specification of each microcode format.

**Conventions**

The following conventions are used in this document:

<table>
<thead>
<tr>
<th>Conventions</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>mono-spaced font</td>
<td>A filename, file path or code.</td>
</tr>
<tr>
<td>*</td>
<td>Any number of alphanumeric characters in the name of a code format, parameter, or instruction.</td>
</tr>
<tr>
<td>&lt; &gt;</td>
<td>Angle brackets denote streams.</td>
</tr>
<tr>
<td>[1,2)</td>
<td>A range that includes the left-most value (in this case, 1), but excludes the right-most value (in this case, 2).</td>
</tr>
<tr>
<td>[1,2]</td>
<td>A range that includes both the left-most and right-most values.</td>
</tr>
<tr>
<td>(x</td>
<td>y)</td>
</tr>
<tr>
<td>0.0</td>
<td>A single-precision (32-bit) floating-point value.</td>
</tr>
<tr>
<td>1011b</td>
<td>A binary value, in this example a 4-bit value.</td>
</tr>
<tr>
<td>7:4</td>
<td>A bit range, from bit 7 to bit 4, inclusive. The high-order bit is shown first.</td>
</tr>
<tr>
<td><em>italicized word or phrase</em></td>
<td>The first use of a term or concept basic to the understanding of stream computing.</td>
</tr>
</tbody>
</table>

**Related Documents**

- Intermediate Language (IL) Reference Manual. Published by AMD.
- AMD Accelerated Parallel Processing OpenCL™ Programming Guide. Published by AMD.
- The OpenCL™ Specification. Published by Khronos Group. Aaftab Munshi, editor.

**Feature Changes in RDNA2 Devices**

This section highlights some notable changes:

- Ray Tracing
- Dot product ALU operations added accelerate inferencing and deep-learning:
  - V_DOT2_F32_F16 / V_DOT2C_F32_F16
  - V_DOT2_I32_I16 / V_DOT2_U32_U16
  - V_DOT4_I32_I8 / V_DOT4C_I32_I8
• V_DOT4_U32_U8
• V_DOT8_I32_I4
• V_DOT8_U32_U4
• Image Load MSAA
• Global memory loads with "Add-TID"
• Atomic clamped subtract buffer and global instructions
• VGPR & LDS allocation-unit size doubled
• S_MEMTIME replaced by "s_getreg_b32 Sn, SHADER_CYCLES"

**Instruction Changes**

Removed:

• V_MAC_LEGACY_F32 (replaced by V_FMAC_LEGACY_F32)
• V_MAD_LEGACY_F32 (replaced by V_FMA_LEGACY_F32)
• V_MAC_F32, V_MADMK_F32, V_MADAK_F32 (replaced by FMA equivalents)

**Additional Information**

For more information on AMD GPU architectures please visit [https://GPUOpen.com](https://GPUOpen.com)
Chapter 1. Introduction

The AMD RDNA processor implements a parallel micro-architecture that provides an excellent platform not only for computer graphics applications but also for general-purpose data parallel applications. Data-intensive applications that require high bandwidth or are computationally intensive may be run on an AMD RDNA processor.

The figure below shows a block diagram of the AMD RDNA Generation series processors

*Discrete GPU – Physical Device Memory; APU – Region of system for GPU direct access

Figure 1. AMD RDNA Generation Series Block Diagram

The RDNA device includes a data-parallel processor (DPP) array, a command processor, a memory controller, and other logic (not shown). The RDNA command processor reads commands that the host has written to memory-mapped RDNA registers in the system-memory address space. The command processor sends hardware-generated interrupts to the host when the command is completed. The RDNA memory controller has direct access to all RDNA device memory and the host-specified areas of system memory. To satisfy read and write requests, the memory controller performs the functions of a direct-memory access (DMA) controller, including computing memory-address offsets based on the format of the requested data in memory. In the RDNA environment, a complete application includes two parts:

- a program running on the host processor, and
- programs, called kernels, running on the RDNA processor.

The RDNA programs are controlled by host commands that

- set RDNA internal base-address and other configuration registers,
• specify the data domain on which the RDNA GPU is to operate,
• invalidate and flush caches on the RDNA GPU, and
• cause the RDNA GPU to begin execution of a program.

The RDNA driver program runs on the host.

The DPP array is the heart of the RDNA processor. The array is organized as a set of workgroup processor pipelines, each independent from the others, that operate in parallel on streams of floating-point or integer data. The workgroup processor pipelines can process data or, through the memory controller, transfer data to, or from, memory. Computation in a workgroup processor pipeline can be made conditional. Outputs written to memory can also be made conditional.

When it receives a request, the workgroup processor pipeline loads instructions and data from memory, begins execution, and continues until the end of the kernel. As kernels are running, the RDNA hardware is designed to automatically fetch instructions from memory into on-chip caches; RDNA software plays no role in this. RDNA kernels can load data from off-chip memory into on-chip general-purpose registers (GPRs) and caches.

The AMD RDNA devices can detect floating point exceptions and can generate interrupts. In particular, they detect IEEE-754 floating-point exceptions in hardware; these can be recorded for post-execution analysis. The software interrupts shown in the previous figure from the command processor to the host represent hardware-generated interrupts for signaling command-completion and related management functions.

The RDNA processor hides memory latency by keeping track of potentially hundreds of work-items in various stages of execution, and by overlapping compute operations with memory-access operations.

### 1.1. Terminology

**Table 1. Basic Terms**

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RDNA Processor</td>
<td>The RDNA shader processor is a scalar and vector ALU designed to run complex programs on behalf of a wavefront.</td>
</tr>
<tr>
<td>Dispatch</td>
<td>A dispatch launches a 1D, 2D, or 3D grid of work to the RDNA processor array.</td>
</tr>
<tr>
<td>Workgroup</td>
<td>A workgroup is a collection of wavefronts that have the ability to synchronize with each other quickly; they also can share data through the Local Data Share.</td>
</tr>
<tr>
<td>Wavefront</td>
<td>A collection of 32 or 64 work-items that execute in parallel on a single RDNA processor.</td>
</tr>
<tr>
<td>Work-item</td>
<td>A single element of work: one element from the dispatch grid, or in graphics a pixel or vertex.</td>
</tr>
<tr>
<td>Literal Constant</td>
<td>A 32-bit integer or float constant that is placed in the instruction stream.</td>
</tr>
<tr>
<td>Scalar ALU (SALU)</td>
<td>The scalar ALU operates on one value per wavefront and manages all control flow.</td>
</tr>
<tr>
<td>Term</td>
<td>Description</td>
</tr>
<tr>
<td>------------------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Vector ALU (VALU)</td>
<td>The vector ALU maintains Vector GPRs that are unique for each work item and execute arithmetic operations uniquely on each work-item.</td>
</tr>
<tr>
<td>Workgroup Processor (WGP)</td>
<td>The basic unit of shader computation hardware, including scalar &amp; vector ALU’s and memory, as well as LDS and scalar caches.</td>
</tr>
<tr>
<td>Compute Unit (CU)</td>
<td>One half of a WGP. Contains 2 SIMD32’s which share one path to memory.</td>
</tr>
<tr>
<td>Microcode format</td>
<td>The microcode format describes the bit patterns used to encode instructions. Each instruction is either 32 or more bits, in units of 32-bits.</td>
</tr>
<tr>
<td>Instruction</td>
<td>An instruction is the basic unit of the kernel. Instructions include: vector ALU, scalar ALU, memory transfer, and control flow operations.</td>
</tr>
<tr>
<td>Quad</td>
<td>A quad is a 2x2 group of screen-aligned pixels. This is relevant for sampling texture maps.</td>
</tr>
<tr>
<td>Texture Sampler (S#)</td>
<td>A texture sampler is a 128-bit entity that describes how the vector memory system reads and samples (filters) a texture map.</td>
</tr>
<tr>
<td>Texture Resource (T#)</td>
<td>A texture resource descriptor describes an image in memory: address, data format, width, height, depth, etc.</td>
</tr>
<tr>
<td>Buffer Resource (V#)</td>
<td>A buffer resource descriptor describes a buffer in memory: address, data format, stride, etc.</td>
</tr>
<tr>
<td>UTC</td>
<td>Universal (Address) Translation Cache : used for virtual memory translating logical to physical addresses.</td>
</tr>
</tbody>
</table>
Chapter 2. Program Organization

RDNA kernels are programs executed by the RDNA processor. Conceptually, the kernel is executed independently on every work-item, but in reality the RDNA processor groups 32 or 64 work-items into a wavefront, which executes the kernel on all 32 or 64 work-items in one pass.

The RDNA processor consists of:

- A scalar ALU, which operates on one value per wavefront (common to all work items).
- A vector ALU, which operates on unique values per work-item.
- Local data storage, which allows work-items within a workgroup to communicate and share data.
- Scalar memory, which can transfer data between SGPRs and memory through a cache.
- Vector memory, which can transfer data between VGPRs and memory, including sampling texture maps.

All kernel control flow is handled using scalar ALU instructions. This includes if/else, branches and looping. Scalar ALU (SALU) and memory instructions work on an entire wavefront and operate on up to two SGPRs, as well as literal constants.

Vector memory and ALU instructions operate on all work-items in the wavefront at one time. In order to support branching and conditional execute, every wavefront has an EXECute mask that determines which work-items are active at that moment, and which are dormant. Active work-items execute the vector instruction, and dormant ones treat the instruction as a NOP. The EXEC mask can be changed at any time by Scalar ALU instructions.

Vector ALU instructions can take up to three arguments, which can come from VGPRs, SGPRs, or literal constants that are part of the instruction stream. They operate on all work-items enabled by the EXEC mask. Vector compare and add with carryout return a bit-per-work-item mask back to the SGPRs to indicate, per work-item, which had a "true" result from the compare or generated a carry-out.

Vector memory instructions transfer data between VGPRs and memory. Each work-item supplies its own memory address and supplies or receives unique data. These instructions are also subject to the EXEC mask.

2.1. Wave32 and Wave64

The shader hardware is designed to support both wavefronts of 32 workitems ("wave32") and wavefronts of 64 workitems ("wave64"). Both wave sizes are supported for all operations, but shader programs must be compiled for a particular wave size. The underlying hardware is primarily natively wave32, and wave64 vector ALU and memory operations are executed by issuing the instruction twice: once for the low 32 workitems, and then again for the high 32 workitems. Either half of the execution of a wave64 may be skipped if there is no work to do for
that half (i.e. EXEC == 0 for that half). Wave64 VALU instructions which return a scalar (SGPR or VCC) value do not skip either pass. Wave64 Vector Memory instructions can skip either pass, but do not skip both passes.

The upper half of EXEC and VCC are ignored for wave32 waves.

2.2. Compute Shaders

Compute kernels (shaders) are generic programs that can run on the RDNA processor, taking data from memory, processing it, and writing results back to memory. Compute kernels are created by a dispatch, which causes the RDNA processors to run the kernel over all of the work-items in a 1D, 2D, or 3D grid of data. The RDNA processor walks through this grid and generates wavefronts, which then run the compute kernel. Each work-item is initialized with its unique address (index) within the grid. Based on this index, the work-item computes the address of the data it is required to work on and what to do with the results.

2.3. Data Sharing

The AMD RDNA stream processors are designed to share data between different work-items. Data sharing can boost performance. The figure below shows the memory hierarchy that is available to each work-item.
2.3.1. Local Data Share (LDS)

Each workgroup processor (WGP) has a 128 kB memory space that enables low-latency communication between work-items within a workgroup, or the work-items within a wavefront; this is the local data share (LDS). This memory is configured with 64 banks, each with 512 entries of 4 bytes. The AMD RDNA processors use a 128 kB local data share (LDS) memory for each WGP; this enables 128 kB of low-latency bandwidth to the processing elements. The shared memory contains 64 integer atomic units to enable fast, unordered atomic operations. This memory can be used as a software cache for predictable re-use of data, a data exchange machine for the work-items of a workgroup, or as a cooperative way to enable efficient access to off-chip memory. A single workgroup may allocate up to 64kB of LDS space.

LDS Allocation Modes

When a workgroup is dispatched or a graphics draw is launched, the waves can allocate LDS space in one of two modes: CU or WGP mode. The shader can simultaneously execute some waves in LDS mode and other waves in CU mode.

- **CU mode**: in this mode, the LDS is effectively split into a separate upper and lower LDS,
each serving two SIMD32's. Wave are allocated LDS space within the half of LDS which is associated with the SIMD the wave is running on. For workgroups, all waves are assigned to the pair of SIMD32’s. This mode may provide faster operation since both halves run in parallel, but limits data sharing (upper waves cannot read data in the lower half of LDS and vice versa). When in CU mode, all waves in the workgroup are resident within the same CU.

- **WGP mode**: in this mode, the LDS is one large contiguous memory that all waves on the WGP can access. In WGP mode, waves of a workgroup may be distributed across both CU’s (all 4 SIMD32’s) in the WGP.

### 2.3.2. Global Data Share (GDS)

The AMD RDNA devices use a 64 kB global data share (GDS) memory that can be used by wavefronts of a kernel on all WGPs. This memory provides 128 bytes per cycle of memory access to all the processing elements. The GDS is configured with 32 banks, each with 512 entries of 4 bytes each. It is designed to provide full access to any location for any processor. The shared memory contains 32 integer atomic units to enable fast, unordered atomic operations. This memory can be used as a software cache to store important control data for compute kernels, reduction operations, or a small global shared surface. Data can be preloaded from memory prior to kernel launch and written to memory after kernel completion. The GDS block contains support logic for unordered append/consume and domain launch ordered append/consume operations to buffers in memory. These dedicated circuits enable fast compaction of data or the creation of complex data structures in memory.

### 2.4. Device Memory

The AMD RDNA devices offer several methods for access to off-chip memory from the processing elements (PE) within each WGP. On the primary read path, the device consists of multiple channels of L2 cache that provides data to Read-only L1 caches, and finally to L0 caches per WGP. Specific cache-less load instructions can force data to be retrieved from device memory during an execution of a load clause. Load requests that overlap within the clause are cached with respect to each other. The output cache is formed by two levels of cache: the first for write-combining cache (collect scatter and store operations and combine them to provide good access patterns to memory); the second is a read/write cache with atomic units that lets each processing element complete unordered atomic accesses that return the initial value. Each processing element provides the destination address on which the atomic operation acts, the data to be used in the atomic operation, and a return address for the read/write atomic unit to store the pre-op value in memory. Each store or atomic operation can be set up to return an acknowledgment to the requesting PE upon write confirmation of the return value (pre-atomic op value at destination) being stored to device memory.

This acknowledgment has two purposes:
• enabling a PE to recover the pre-op value from an atomic operation by performing a cache-
less load from its return address after receipt of the write confirmation acknowledgment,
and
• enabling the system to maintain a relaxed consistency model.

Each scatter write from a given PE to a given memory channel maintains order. The
acknowledgment enables one processing element to implement a fence to maintain serial
consistency by ensuring all writes have been posted to memory prior to completing a
subsequent write. In this manner, the system can maintain a relaxed consistency model
between all parallel work-items operating on the system.

2.5. Shader Padding Requirement

Due to aggressive instruction prefetching used in some graphics devices, the user must pad all
shaders with 64 extra dwords (256 bytes) of data past the end of the shader. It is recommended
to use the S_CODE_END instruction as padding. This ensures that if the instruction prefetch
hardware goes beyond the end of the shader, it may not reach into uninitialized memory (or
unmapped memory pages).

The amount of shader padding required is related to how far the shader hardware may prefetch
ahead. The shader can be set to prefetch 1, 2 or 3 cachelines (64 bytes) ahead of the current
program counter. This is controlled via a wave-launch state register, or by the shader program
itself with S_INST_PREFETCH.
Chapter 3. Kernel State

This chapter describes the kernel states visible to the shader program.

3.1. State Overview

The table below shows the hardware states readable or writable by a shader program. All registers below are unique to each wave except for TBA and TMA which are shared.

<table>
<thead>
<tr>
<th>Abbrev.</th>
<th>Name</th>
<th>Size (bits)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC</td>
<td>Program Counter</td>
<td>48</td>
<td>Points to the memory address of the next shader instruction to execute.</td>
</tr>
<tr>
<td>V0-V255</td>
<td>VGPR</td>
<td>32</td>
<td>Vector general-purpose register.</td>
</tr>
<tr>
<td>S0-S105</td>
<td>SGPR</td>
<td>32</td>
<td>Scalar general-purpose register.</td>
</tr>
<tr>
<td>LDS</td>
<td>Local Data Share</td>
<td>64kB</td>
<td>Local data share is a scratch RAM with built-in arithmetic capabilities that allow data to be shared between threads in a workgroup.</td>
</tr>
<tr>
<td>EXEC</td>
<td>Execute Mask</td>
<td>64</td>
<td>A bit mask with one bit per thread, which is applied to vector instructions and controls that threads execute and that ignore the instruction.</td>
</tr>
<tr>
<td>EXECZ</td>
<td>EXEC is zero</td>
<td>1</td>
<td>A single bit flag indicating that the EXEC mask is all zeros.</td>
</tr>
<tr>
<td>VCC</td>
<td>Vector Condition Code</td>
<td>64</td>
<td>A bit mask with one bit per thread; it holds the result of a vector compare operation.</td>
</tr>
<tr>
<td>VCCZ</td>
<td>VCC is zero</td>
<td>1</td>
<td>A single bit flag indicating that the VCC mask is all zeros.</td>
</tr>
<tr>
<td>SCC</td>
<td>Scalar Condition Code</td>
<td>1</td>
<td>Result from a scalar ALU comparison instruction.</td>
</tr>
<tr>
<td>FLAT_SCRATCH</td>
<td>Flat scratch address</td>
<td>64</td>
<td>The base address of scratch memory.</td>
</tr>
<tr>
<td>STATUS</td>
<td>Status</td>
<td>32</td>
<td>Read-only shader status bits.</td>
</tr>
<tr>
<td>MODE</td>
<td>Mode</td>
<td>32</td>
<td>Writable shader mode bits.</td>
</tr>
<tr>
<td>M0</td>
<td>Memory Reg</td>
<td>32</td>
<td>A temporary register that has various uses, including GPR indexing and bounds checking.</td>
</tr>
<tr>
<td>TRAPSTS</td>
<td>Trap Status</td>
<td>32</td>
<td>Holds information about exceptions and pending traps.</td>
</tr>
<tr>
<td>TBA</td>
<td>Trap Base Address</td>
<td>64</td>
<td>Holds the pointer to the current trap handler program.</td>
</tr>
<tr>
<td>TMA</td>
<td>Trap Memory Address</td>
<td>64</td>
<td>Temporary register for shader operations. For example, can hold a pointer to memory used by the trap handler.</td>
</tr>
<tr>
<td>Abbrev.</td>
<td>Name</td>
<td>Size (bits)</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>-------------------------------------</td>
<td>-------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>TTMP0-TTMP15</td>
<td>Trap Temporary SGPRs</td>
<td>32</td>
<td>16 SGPRs available only to the Trap Handler for temporary storage.</td>
</tr>
<tr>
<td>VMCNT</td>
<td>Vector memory instruction count</td>
<td>6</td>
<td>Counts the number of VMEM load instructions issued but not yet completed.</td>
</tr>
<tr>
<td>VSCNT</td>
<td>Vector memory instruction count</td>
<td>6</td>
<td>Counts the number of VMEM store instructions issued but not yet completed.</td>
</tr>
<tr>
<td>EXPCNT</td>
<td>Export Count</td>
<td>3</td>
<td>Counts the number of Export and GDS instructions issued but not yet completed. Also counts VMEM writes that have not yet sent their write-data to the last level cache.</td>
</tr>
<tr>
<td>LGKMCNT</td>
<td>LDS, GDS, Constant and Message count</td>
<td>4</td>
<td>Counts the number of LDS, GDS, constant-fetch (scalar memory read), and message instructions issued but not yet completed.</td>
</tr>
</tbody>
</table>

### 3.2. Program Counter (PC)

The program counter (PC) is a byte address pointing to the next instruction to execute. When a wavefront is created, the PC is initialized to the first instruction in the program.

The PC interacts with three instructions: S_GET_PC, S_SET_PC, S_SWAP_PC. These transfer the PC to, and from, an even-aligned SGPR pair.

Branches jump to (PC_of_the_instruction_after_the_branch + offset). The shader program cannot directly read from, or write to, the PC. Branches, GET_PC and SWAP_PC, are PC-relative to the next instruction, not the current one. S_TRAP saves the PC of the S_TRAP instruction itself.

### 3.3. EXECute Mask

The Execute mask (64-bit) determines which threads in the vector are executed:
1 = execute, 0 = do not execute.

EXEC can be read from, and written to, through scalar instructions; it also can be written as a result of a vector-ALU compare (V_CMPX). This mask affects vector-ALU, vector-memory, LDS, GDS, and export instructions. It does not affect scalar (ALU or memory) execution or branches.

A helper bit (EXECZ) can be used as a condition for branches to skip code when EXEC is zero.

Wave32: the upper 32-bit of EXEC are ignored, and EXECZ represents the status of only the lower 32-bits of EXEC.
This GPU can optimize instruction execution when \( \text{EXEC} = 0 \). The shader hardware can skip vector ALU and memory instructions if EXEC is known to be zero, but with some limitations:

- VALU instructions can be skipped, unless they write SGPRs (these are not skipped)
- Wave64 memory instructions: can skip one half but not the entire instruction
- Wave32 memory instructions: not skipped

Use CBRANCH to rapidly skip over code when it is likely that the EXEC mask is zero.

### 3.4. Status registers

Status register fields can be read, but not written to, by the shader. These bits are initialized at wavefront-creation time. The table below lists and briefly describes the status register fields.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCC</td>
<td>1</td>
<td>Scalar condition code. Used as a carry-out bit. For a comparison instruction, this bit indicates failure or success. For logical operations, this is 1 if the result was non-zero.</td>
</tr>
<tr>
<td>SPI_PRIO</td>
<td>2:1</td>
<td>Wavefront priority set by the shader processor interpolator (SPI) when the wavefront is created. See the S_SETPRIO instruction (page 12-49) for details. 0 is lowest, 3 is highest priority.</td>
</tr>
<tr>
<td>USER_PRIO</td>
<td>4:3</td>
<td>User settable wave-priority set by the shader program. See the S_SETPRIO instruction (page 12-49) for details.</td>
</tr>
<tr>
<td>PRIV</td>
<td>5</td>
<td>Privileged mode. Can only be active when in the trap handler. Gives write access to the TTMP, TMA, and TBA registers.</td>
</tr>
<tr>
<td>TRAP_EN</td>
<td>6</td>
<td>Indicates that a trap handler is present. When set to zero, traps are not taken.</td>
</tr>
<tr>
<td>TTRACE_EN</td>
<td>7</td>
<td>Indicates whether thread trace is enabled for this wavefront. If zero, also ignore any shader-generated (instruction) thread-trace data.</td>
</tr>
<tr>
<td>EXPORT_RDY</td>
<td>8</td>
<td>This status bit indicates if export buffer space has been allocated. The shader stalls any export instruction until this bit becomes 1. It is set to 1 when export buffer space has been allocated. Before a Pixel or Vertex shader can export, the hardware checks the state of this bit. If the bit is 1, export can be issued. If the bit is zero, the wavefront sleeps until space becomes available in the export buffer. Then, this bit is set to 1, and the wavefront resumes.</td>
</tr>
<tr>
<td>EXECZ</td>
<td>9</td>
<td>Exec mask is zero.</td>
</tr>
<tr>
<td>VCCZ</td>
<td>10</td>
<td>Vector condition code is zero.</td>
</tr>
<tr>
<td>IN_WG</td>
<td>11</td>
<td>Wavefront is a member of a work-group of more than one wavefront.</td>
</tr>
</tbody>
</table>
### 3.5. Mode register

Mode register fields can be read from, and written to, by the shader through scalar instructions. The table below lists and briefly describes the mode register fields.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN_BARRIER</td>
<td>12</td>
<td>Wavefront is waiting at a barrier.</td>
</tr>
<tr>
<td>HALT</td>
<td>13</td>
<td>Wavefront is halted or scheduled to halt. HALT can be set by the host through wavefront-control messages, or by the shader. This bit is ignored while in the trap handler (PRIV = 1); it also is ignored if a host-initiated trap is received (request to enter the trap handler).</td>
</tr>
<tr>
<td>TRAP</td>
<td>14</td>
<td>Wavefront is flagged to enter the trap handler as soon as possible.</td>
</tr>
<tr>
<td>TTRACE_SIMD_EN</td>
<td>15</td>
<td>Enables/disables thread trace for this SIMD. This bit allows more than one SIMD to be outputting USERDATA (shader initiated writes to the thread-trace buffer). Note that wavefront data is only traced from one SIMD per shader engine. Wavefront user data (instruction based) can still be output if this bit is zero.</td>
</tr>
<tr>
<td>VALID</td>
<td>16</td>
<td>Wavefront is active (has been created and not yet ended).</td>
</tr>
<tr>
<td>ECC_ERR</td>
<td>17</td>
<td>An ECC error has occurred.</td>
</tr>
<tr>
<td>SKIP_EXPORT</td>
<td>18</td>
<td>For Vertex Shaders only. 1 = this shader is not allocated export buffer space; all export instructions are ignored (treated as NOPs). Formerly called VS_NO_ALLOC. Used for stream-out of multiple streams (multiple passes over the same VS), and for DS running in the VS stage for wavefronts that produced no primitives.</td>
</tr>
<tr>
<td>PERF_EN</td>
<td>19</td>
<td>Performance counters are enabled for this wavefront.</td>
</tr>
<tr>
<td>COND_DBG_USER</td>
<td>20</td>
<td>Conditional debug indicator for user mode</td>
</tr>
<tr>
<td>COND_DBG_SYS</td>
<td>21</td>
<td>Conditional debug indicator for system mode</td>
</tr>
<tr>
<td>FATAL_HALT</td>
<td>23</td>
<td>Set if the wave experienced a fatal error.</td>
</tr>
<tr>
<td>MUST_EXPORT</td>
<td>27</td>
<td>This wavefront is required to perform an export with Done=1 before terminating.</td>
</tr>
</tbody>
</table>

#### Table 4. Mode Register Fields

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP_DENORM</td>
<td>7:4</td>
<td>[1:0] Single denormal mode. [3:2] Double/Half-precision denormal mode. Denorm modes: 0 = flush input and output denorms. 1 = allow input denorms, flush output denorms. 2 = flush input denorms, allow output denorms. 3 = allow input and output denorms.</td>
</tr>
<tr>
<td>Field</td>
<td>Bit Position</td>
<td>Description</td>
</tr>
<tr>
<td>-----------------</td>
<td>--------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>DX10_CLAMP</td>
<td>8</td>
<td>Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise, pass NaN through.</td>
</tr>
<tr>
<td>IEEE</td>
<td>9</td>
<td>Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs per IEEE 754-2008. Min_dx10 and max_dx10 become IEEE 754-2008 compliant due to signaling NaN propagation and quieting.</td>
</tr>
<tr>
<td>LOD_CLAMPED</td>
<td>10</td>
<td>Sticky bit indicating that one or more texture accesses had their LOD clamped.</td>
</tr>
<tr>
<td>DEBUG</td>
<td>11</td>
<td>Forces the wavefront to jump to the exception handler after each instruction is executed (but not after ENDPGM). Only works if TRAP_EN = 1.</td>
</tr>
<tr>
<td>EXCP_EN</td>
<td>20:12</td>
<td>Enable mask for exceptions. Enabled means if the exception occurs and TRAP_EN==1, a trap is taken.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[14] : float_div0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[18] : int_div0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[19] : address watch</td>
</tr>
<tr>
<td>FP16_OVFL</td>
<td>23</td>
<td>If set, an overflowed FP16 result is clamped to +/- MAX_FP16, regardless of round mode, while still preserving true INF values.</td>
</tr>
<tr>
<td>DISABLE_PERF</td>
<td>27</td>
<td>1 = disable performance counting for this wave</td>
</tr>
</tbody>
</table>

### 3.6. GPRs and LDS

This section describes how GPR and LDS space is allocated to a wavefront, as well as how out-of-range and misaligned accesses are handled.

#### 3.6.1. Out-of-Range behavior

This section defines the behavior when a source or destination GPR or memory address is outside the legal range for a wavefront.

Out-of-range can occur through GPR-indexing or bad programming. It is illegal to index from one register type into another (for example: SGPRs into trap registers or inline constants). It is also illegal to index within inline constants.

The following describe the out-of-range behavior for various storage types.

- SGPRs
  - SGPRs cannot be “out of range”.
However, it is illegal to index from one range to another, or for a 64-bit operand to straddle two ranges.
The ranges are: [ SGPRs 0-105 and VCCH, VCCL], [ Trap Temps 0-15 ], [ all other values ]

• VGPRs
  ◦ It is illegal to index from SGPRs into VGPRs, or vice versa.
  ◦ Out-of-range = (vgpr < 0 || (vgpr >= vgpr_size))
  ◦ If a source VGPR is out of range, VGPR0 is used.
  ◦ If a destination VGPR is out-of-range, the instruction is ignored and nothing is written (treated as an NOP).

• LDS
  ◦ If the LDS-ADDRESS is out-of-range (addr < 0 or > (MIN(lds_size, m0)):
    ▪ Writes out-of-range are discarded; it is undefined if SIZE is not a multiple of write-data-size.
    ▪ Reads return the value zero.
  ◦ If any source-VGPR is out-of-range, the VGPR0 value is used.
  ◦ If the dest-VGPR is out of range, nullify the instruction (issue with exec=0)

• Memory, LDS, and GDS: Reads and atomics with returns.
  ◦ If any source VGPR or SGPR is out-of-range, the data value is undefined.
  ◦ If any destination VGPR is out-of-range, the operation is nullified by issuing the instruction as if the EXEC mask were cleared to 0.
    ▪ This out-of-range check must check all VGPRs that can be returned (for example: VDST to VDST+3 for a BUFFER_LOAD_DWORDx4).
    ▪ This check must also include the extra PRT (partially resident texture) VGPR and nullify the fetch if this VGPR is out-of-range, no matter whether the texture system actually returns this value or not.
    ▪ Atomic operations with out-of-range destination VGPRs are nullified: issued, but with exec mask of zero.

Instructions with multiple destinations (for example: V_ADDC): if any destination is out-of-range, no results are written.

3.6.2. SGPR Allocation and storage

Every wavefront is allocated a fixed number of SGPRs:

• 106 normal SGPRs
• VCCh and VCCI (stored in SGPRs 106 and 107)
• 16 Trap-temporary SGPRs, meant for use by the trap handler
3.6.3. SGPR Alignment

Even-aligned SGPRs are required in the following cases.

- When 64-bit data is used. This is required for moves to/from 64-bit registers, including the PC.
- When scalar memory reads that the address-base comes from an SGPR-pair (either in SGPR).

Quad-alignment is required for the data-GPR when a scalar memory read returns four or more Dwords. When a 64-bit quantity is stored in SGPRs, the LSBs are in SGPR[n], and the MSBs are in SGPR[n+1].

3.6.4. VGPR Allocation and Alignment

VGPRs are allocated in groups of 8 Dwords for wave64, and 16 Dwords for wave32. Operations using pairs of VGPRs (for example: double-floats) have no alignment restrictions. Physically, allocations of VGPRs can wrap around the VGPR memory pool.

3.6.5. Wave Shared VGPRs

Wave64’s can be allocated wave-private and wave-shared VGPRs. Private GPRs are the normal ones where each lane has a unique value. Shared VGPRS are shared between the high and low halves of a wave64. This can be useful to reduce overall VGPR usage when combined with subvector execution. Shared VGPRs are allocated in blocks of 16 Dwords.

Shared VGPRs logically occupy the VGPR addresses immediately following the private VGPRs. E.g. if a wave has 8 private VGPRs, they are V0-V7 and shared VGPRs start at V8. If there are 16 shared VGPRs, they are accessed as V8-23.

Shared VGPRs cannot be used for: Exports or GDS.

3.6.6. LDS Allocation and Clamping

LDS is allocated per work-group or per-wavefront when work-groups are not in use. LDS space is allocated to a work-group or wavefront in contiguous blocks of 256 Dwords on 256-Dword alignment. LDS allocations do not wrap around the LDS storage. All accesses to LDS are restricted to the space allocated to that wavefront/work-group.

3.7. M# Memory Descriptor

There is one 32-bit M# (M0) register per wavefront, which can be used for:
• Local Data Share (LDS)
  ◦ Interpolation: holds \{ 1'b0, new_prim_mask[15:1], parameter_offset[15:0] \} // in bytes
  ◦ LDS direct-read offset and data type: \{ 13'b0, DataType[2:0], LDS_address[15:0] \} //
    addr in bytes
  ◦ LDS “add_TID” read/write: \{ 16'h0, lds_offset[15:0] \} // offset in bytes

• Global Data Share (GDS)
  ◦ \{ base[15:0] , size[15:0] \} // base and size are in bytes

• Indirect GPR addressing for both vector and scalar instructions. M0 is an unsigned index.
• Send-message value. EMIT/CUT use M0 and EXEC as the send-message data.
• Index value used by S_MOVREL and V_MOVREL

3.8. SCC: Scalar Condition code

Most scalar ALU instructions set the Scalar Condition Code (SCC) bit, indicating the result of the operation.

- Compare operations: 1 = true
- Arithmetic operations: 1 = carry out
- Bit/logical operations: 1 = result was not zero
- Move: does not alter SCC

The SCC can be used as the carry-in for extended-precision integer arithmetic, as well as the selector for conditional moves and branches.

3.9. Vector Compares: VCC and VCCZ

Vector ALU comparisons set the Vector Condition Code (VCC) register (1=pass, 0=fail). Also, vector compares have the option of setting EXEC to the VCC value.

There is also a VCC summary bit (vccz) that is set to 1 when the VCC result is zero. This is useful for early-exit branch tests. VCC is also set for selected integer ALU operations (carry-out).

Vector compares have the option of writing the result to VCC (32-bit instruction encoding) or to any SGPR (64-bit instruction encoding). VCCZ is updated every time VCC is updated: vector compares and scalar writes to VCC.

The EXEC mask determines which threads execute an instruction. The VCC indicates which executing threads passed the conditional test, or which threads generated a carry-out from an integer add or subtract.
V_CMP_\* \Rightarrow VCC[n] = EXEC[n] \& (test passed for thread[n])

VCC is fully written; there are no partial mask updates.

VCC physically resides in the SGPR register file, so when an instruction sources VCC, that counts against the limit on the total number of SGPRs that can be sourced for a given instruction. VCC physically resides in the highest two user SGPRs.

When used by a wave32, the upper 32 bits of VCC are unused and only the lower 32 bits of VCC contribute to the value of VCCZ.

### 3.10. Trap and Exception registers

Each type of exception can be enabled or disabled independently by setting, or clearing, bits in the TRAPSTS register's EXCP_EN field. This section describes the registers which control and report kernel exceptions.

All Trap temporary SGPRs (TTMP*) are privileged for writes - they can be written only when in the trap handler (status.priv = 1). When not privileged, writes to these are ignored. TMA and TBA are read-only; they can be accessed through S_GETREG_B32.

When a trap is taken (either user initiated, exception or host initiated), the shader hardware is designed to generate an S_TRAP instruction. This loads trap information into a pair of SGPRS:

\[
\{\text{TTMP1, TTMP0}\} = \{1'h0, pc\_rewind[5:0], HT[0], trapID[7:0], PC[47:0]\}.
\]

HT is set to one for host initiated traps, and zero for user traps (s_trap) or exceptions. TRAP_ID is zero for exceptions, or the user/host trapID for those traps. When the trap handler is entered, the PC of the faulting instruction is: \((PC - PC\_rewind*4)\).

**STATUS . TRAP_EN** - This bit indicates to the shader whether or not a trap handler is present. When one is not present, traps are not taken, no matter whether they’re floating point, user-, or host-initiated traps. When the trap handler is present, the wavefront uses an extra 16 SGPRs for trap processing. If trap_en == 0, all traps and exceptions are ignored, and s_trap is converted by hardware to NOP.

**MODE . EXCP_EN[8:0]** - Floating point exception enables. Defines which exceptions and events cause a trap.
### Table 5. Exception Field Bits

<table>
<thead>
<tr>
<th>Field</th>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXCP</td>
<td>8:0</td>
<td>Status bits of which exceptions have occurred. These bits are sticky and accumulate results until the shader program clears them. These bits are accumulated regardless of the setting of EXCP_EN. These can be read or written without shader privilege. Bit Exception 0 invalid 1 Input Denormal 2 Divide by zero 3 overflow 4 underflow 5 inexact 6 Integer divide by zero 7 Address Watch - the cache has witnessed a thread access to an 'address of interest'</td>
</tr>
<tr>
<td>SAVECTX</td>
<td>10</td>
<td>A bit set by the host command indicating that this wave must jump to its trap handler and save its context. This bit must be cleared by the trap handler using S_SETREG. Note - a shader can set this bit to 1 to cause a save-context trap, and due to hardware latency the shader may execute up to 2 additional instructions before taking the trap.</td>
</tr>
<tr>
<td>ILLEGAL_INST</td>
<td>11</td>
<td>An illegal instruction has been detected.</td>
</tr>
<tr>
<td>ADDR_WATCH1-3</td>
<td>14:12</td>
<td>Indicates that address watch 1, 2, or 3 has been hit. Bit 12 is address watch 1; bit 13 is 2; bit 14 is 3.</td>
</tr>
<tr>
<td>BUFFER_OOB</td>
<td>15</td>
<td>A buffer instruction has addresses data which is out of range.</td>
</tr>
<tr>
<td>XNACK_ERROR</td>
<td>28</td>
<td>A memory address translation error has occurred.</td>
</tr>
</tbody>
</table>
### 3.11. Memory Violations

A Memory Violation is reported from:

- LDS alignment error.
- Memory read/write/atomic alignment error.
- Flat access where the address is invalid (does not fall in any aperture).
- Write to a read-only surface.
- GDS alignment or address range error.
- GWS operation aborted (semaphore or barrier not executed).

Memory violations are not reported for instruction or scalar-data accesses.

Memory Buffer to LDS does NOT return a memory violation if the LDS address is out of range, but masks off EXEC bits of threads that would go out of range.

When a memory access is in violation, the appropriate memory (LDS or cache) returns MEM_VIOL to the wave. This is stored in the wave’s TRAPSTS.mem_viol bit. This bit is sticky, so once set to 1, it remains at 1 until the user clears it.

Memory violations are fatal: if a trap handler is present and the wave is not already in the trap handler, the wave jumps to the trap handler; otherwise it signals an interrupt and halt.

Memory violations are not precise. The violation is reported when the LDS or cache processes the address; during this time, the wave may have processed many more instructions. When a mem_viol is reported, the Program Counter saved is that of the next instruction to execute; it has no relationship the faulting instruction.

### 3.12. Initial Wave State

When a wave is launched, some of the state data is pre-initialized. This section describes what state is initialized per shader stage. Note that as usual in this spec, the shader stages refer to hardware shader stages and these often are not identical to software shader stages.

State initialization is controlled by state registers which are defined in other documentation.
3.12.1. State Registers

Table 6. State Register Initialization

<table>
<thead>
<tr>
<th>Program Counter (PC)</th>
<th>program start – from SPI_SHADER_PGM_LO/HI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Execute mask (EXEC)</td>
<td>workitem valid mask. Indicates which workitems are valid for this wavefront. Wave32 uses only bits 31-0. The combined ES+GS, HS+LS loads a dummy non-zero value into EXEC, and the shader must calculate the real value from initialized SGPRs.</td>
</tr>
<tr>
<td>Trap Status (TRAPSTS)</td>
<td>0</td>
</tr>
<tr>
<td>MODE.round/denorm</td>
<td>Round and denormal modes are initialized from: SPI_SHADER_PGM_RSRC1_*.(float, round)_mode</td>
</tr>
<tr>
<td>MODE.debug/dx_clamp</td>
<td>Similar for &quot;debug&quot; and &quot;dx10_clamp&quot;.</td>
</tr>
<tr>
<td>EXCP_EN</td>
<td>Initialized from SPI_SHADER_PGM_RSRC2_*._excp_en</td>
</tr>
</tbody>
</table>

3.12.2. SGPR Initialization

SGPRs are initialized based on various SPI_PGM_RSRC* register setting. It is important to know that only the enabled values are loaded, and they are packed into consecutive SGPRs.

Pixel Shader (PS)

<table>
<thead>
<tr>
<th>SGPR Order</th>
<th>Description</th>
<th>Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>First 0..32 of</td>
<td>User data registers</td>
<td>SPI_SHADER_PGM_RSRC2_PS.user_sgpr</td>
</tr>
<tr>
<td>then</td>
<td>{bc_optimize, prim_mask[14:0], lds_offset[15:0]}</td>
<td>N/A</td>
</tr>
<tr>
<td>then</td>
<td>{ps_wave_id[9:0], ps_wave_index[2:0]}</td>
<td>SPI_SHADER_PGM_RSRC2_PS.wave_cnt_en</td>
</tr>
<tr>
<td>then</td>
<td>POPS collision wave ID</td>
<td>SPI_SHADER_PGM_RSRC2_PS.load_collision_waveID</td>
</tr>
<tr>
<td>then</td>
<td>{DidOverlap, 2'b0, Packer ID[0], 4'b0, Newest Overlapped WaveID[11:0], WaveID[11:0]}</td>
<td></td>
</tr>
<tr>
<td>then</td>
<td>{16'b0, Intra-Wave Quad Overlap[15:0]}</td>
<td>SPI_SHADER_PGM_RSRC2_PS.load_intrawave_collisions</td>
</tr>
<tr>
<td>then</td>
<td>Provoking Vertex</td>
<td>SPI_SHADER_PGM_RSRC1_PS.load_provoking_vtx</td>
</tr>
<tr>
<td>then</td>
<td>Scratch offset, in bytes</td>
<td>SPI_SHADER_PGM_RSRC2_PS.scratch_en</td>
</tr>
</tbody>
</table>

Vertex Shader (VS)

<table>
<thead>
<tr>
<th>SGPR Order</th>
<th>Description</th>
<th>Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>First 0..32 of</td>
<td>User data registers</td>
<td>SPI_SHADER_PGM_RSRC2_VS.user_sgpr</td>
</tr>
</tbody>
</table>
### Geometry Shader (ES+GS)

<table>
<thead>
<tr>
<th>SGPR Order</th>
<th>Description</th>
<th>Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>GS User Data Address Low ([31:0]) comes from: SPI_SHADER_USER_DATA_LO_GS</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>1</td>
<td>GS User Data Address High ([47:32]) comes from: SPI_SHADER_USER_DATA_HI_GS</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>2</td>
<td>GS2VS Ring buffer offset[31:0] (byte) OR Control SB offset</td>
<td>VGT_SHADER_STAGES.primgen_en</td>
</tr>
<tr>
<td></td>
<td>OR Ordered Wave ID {wave_crawler_inc[2:0], 16'h0, ordered_wave_id[12:0]}</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>{ TGsize[3:0], WavelnSubgroup[3:0], GSWaveID[7:0], GSPrimCount[7:0], ESVertCount[7:0]}</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>4</td>
<td>Off-chip LDS base [31:0]</td>
<td>SPI_SHADER_PGM_RSRC2_GS.oc_lds_en</td>
</tr>
<tr>
<td>5</td>
<td>Shared Scratch Offset</td>
<td>SPI_SHADER_PGM_RSRC2_GS.scratch_en</td>
</tr>
<tr>
<td>6</td>
<td>GS Shader address low comes from: SPI_SHADER_PGM_LO_GS</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>7</td>
<td>GS Shader address high comes from: SPI_SHADER_PGM_HI_GS</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>then 0..32 of</td>
<td>User data registers of GS shader</td>
<td>SPI_SHADER_PGM_RSRC2_GS.user_sgpr</td>
</tr>
</tbody>
</table>
## Front End Shader (LS+HS)

<table>
<thead>
<tr>
<th>SGPR Order</th>
<th>Description</th>
<th>Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>HS User Data Address Low ([31:0])</td>
<td>SPI_SHADER_USER_DATA_LO_HS</td>
</tr>
<tr>
<td>1</td>
<td>HS User Data Address High ([47:32])</td>
<td>SPI_SHADER_USER_DATA_HI_HS</td>
</tr>
<tr>
<td>2</td>
<td>Off-chip LDS base [31:0]</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>3</td>
<td>{first_wave, lshs_TGsize[6:0], lshs_PatchCount[7:0], HS vertCount[7:0], LS vertCount[7:0]}</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>4</td>
<td>TF buffer base [15:0]</td>
<td>automatically enabled</td>
</tr>
<tr>
<td>5</td>
<td>Shared Scratch Offset</td>
<td>SPI_SHADER_PGM_RSRC2_HS.scratch_en</td>
</tr>
<tr>
<td>6</td>
<td>HS Shader address low</td>
<td>SPI_SHADER_PGM_LO_HS</td>
</tr>
<tr>
<td>7</td>
<td>HS Shader address high</td>
<td>SPI_SHADER_PGM_HI_HS</td>
</tr>
<tr>
<td>then 0..32 of</td>
<td>User data registers of HS shader</td>
<td>SPI_SHADER_PGM_RSRC2_HS.user_sgpr</td>
</tr>
</tbody>
</table>

## Compute Shader (CS)

<table>
<thead>
<tr>
<th>SGPR Order</th>
<th>Description</th>
<th>Enable</th>
</tr>
</thead>
<tbody>
<tr>
<td>First 0..16 of</td>
<td>User data registers</td>
<td>COMPUTE_PGM_RSRC2.user_sgpr</td>
</tr>
<tr>
<td>then</td>
<td>threadgroup_id0[31:0]</td>
<td>COMPUTE_PGM_RSRC2.t gid_x_en</td>
</tr>
<tr>
<td>then</td>
<td>threadgroup_id1[31:0]</td>
<td>COMPUTE_PGM_RSRC2.t gid_y_en</td>
</tr>
<tr>
<td>then</td>
<td>threadgroup_id2[31:0]</td>
<td>COMPUTE_PGM_RSRC2.t gid_z_en</td>
</tr>
<tr>
<td>then</td>
<td>{first_wave, 6'h00, wave_id_in_group[4:0], 2'h0, ordered_append_term[11:0], threadgroup_size_in_waves[5:0]}</td>
<td>COMPUTE_PGM_RSRC2.tg_size_en</td>
</tr>
<tr>
<td>then</td>
<td>Scratch offset (in bytes)</td>
<td>COMPUTE_PGM_RSRC2.scratch_en</td>
</tr>
</tbody>
</table>

Compute shaders have up to 3 VGPRs initialized as well:

- VGPR0 = thread ID in group, X dimension
- VGPR1 = thread ID in group, Y dimension
- VGPR2 = thread ID in group, Z dimension
Chapter 4. Program Flow Control

All program flow control is programmed using scalar ALU instructions. This includes loops, branches, subroutine calls, and traps. The program uses SGPRs to store branch conditions and loop counters. Constants can be fetched from the scalar constant cache directly into SGPRs.

4.1. Program Control

The instructions in the table below control the priority and termination of a shader program, as well as provide support for trap handlers.

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S_ENDPGM</td>
<td>Terminates the wavefront. It can appear anywhere in the kernel and can appear multiple times.</td>
</tr>
<tr>
<td>S_ENDPGM_SAVED</td>
<td>Terminates the wavefront due to context save. It can appear anywhere in the kernel and can appear multiple times.</td>
</tr>
<tr>
<td>S_NOP</td>
<td>Does nothing; it can be repeated in hardware up to eight times.</td>
</tr>
<tr>
<td>S_TRAP</td>
<td>Jumps to the trap handler.</td>
</tr>
<tr>
<td>S_RFE</td>
<td>Returns from the trap handler.</td>
</tr>
<tr>
<td>S_SETPRIO</td>
<td>Modifies the priority of this wavefront: 0=lowest, 3 = highest.</td>
</tr>
<tr>
<td>S_SLEEP</td>
<td>Causes the wavefront to sleep for 64 - 960 clock cycles.</td>
</tr>
<tr>
<td>S_SENDMSG</td>
<td>Sends a message (typically an interrupt) to the host CPU.</td>
</tr>
<tr>
<td>S_CLAUSE</td>
<td>Define a clause of instructions which are executed together.</td>
</tr>
<tr>
<td>S_VERSION</td>
<td>Does nothing (treated as S_NOP), but can be used as a code comment to indicate the hardware version the shader is compiled for (using the SIMM16 field).</td>
</tr>
<tr>
<td>S_CODE_END</td>
<td>Treated as an illegal instruction. Used to pad past the end of shaders.</td>
</tr>
</tbody>
</table>

4.1.1. Instruction Clauses

An instruction clause is a group of instructions of the same type which are to be executed in an uninterrupte sequence. Normally the shader hardware may interleave instructions from different waves in order to maintain performance, but a clause can be used to override that behavior and force the hardware to service only one wave for a given instruction type for the duration of the clause.

Clauses are defined by the S_CLAUSE instructions, which specifies the number of instructions that make up the clause. The clause-type is implicitly defined by the type of instruction immediately following the clause. Clause types are:
• VALU
• SMEM
• LDS
• FLAT
• Texture, buffer, global and scratch

Clauses must contain only one instruction type.

4.2. Branching

Branching is done using one of the following scalar ALU instructions.

<table>
<thead>
<tr>
<th>Instructions</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S_BRANCH</td>
<td>Unconditional branch.</td>
</tr>
<tr>
<td>S_CBRANCH_&lt;test&gt;</td>
<td>Conditional branch. Branch only if &lt;test&gt; is true. Tests are VCCZ, VCCNZ, EXECZ, EXECNZ, SCCZ, and SCCNZ.</td>
</tr>
<tr>
<td>S_CBRANCH_CDBGSYS</td>
<td>Conditional branch, taken if the COND_DBG_SYS status bit is set.</td>
</tr>
<tr>
<td>S_CBRANCH_CDBGUSER</td>
<td>Conditional branch, taken if the COND_DBG_USER status bit is set.</td>
</tr>
<tr>
<td>S_CBRANCH_CDBGSYS_AND_USER</td>
<td>Conditional branch, taken only if both COND_DBG_SYS and COND_DBG_USER are set.</td>
</tr>
<tr>
<td>S_SETPC</td>
<td>Directly set the PC from an SGPR pair.</td>
</tr>
<tr>
<td>S_SWAPPC</td>
<td>Swap the current PC with an address in an SGPR pair.</td>
</tr>
<tr>
<td>S_GETPC</td>
<td>Retrieve the current PC value (does not cause a branch).</td>
</tr>
<tr>
<td>S_CALL_B64</td>
<td>Jump to a subroutine, and save return address. SGPR_pair = PC+4; PC = PC+4+SIMM16*4.</td>
</tr>
<tr>
<td>S_SUBVECTOR_LOOP_BEGIN</td>
<td>Starts a subvector execution loop. The SIMM16 field is the branch offset to the instruction after S_SUBVECTOR_LOOP_END, and the SGPR is used for temporary EXEC storage.</td>
</tr>
<tr>
<td>S_SUBVECTOR_LOOP_END</td>
<td>Marks the end of the subvector execution loop. The SIMM16 field points back to the instruction after S_SUBVECTOR_LOOP_BEGIN, and the SGPR is used for temporary EXEC storage.</td>
</tr>
</tbody>
</table>

For conditional branches, the branch condition can be determined by either scalar or vector operations. A scalar compare operation sets the Scalar Condition Code (SCC), which then can be used as a conditional branch condition. Vector compare operations set the VCC mask, and VCCZ or VCCNZ then can be used to determine branching.

4.2.1. Subvector Execution

“Subvector execution” is an alternate method of handling wave64 instruction execution. The
normal method is to issue each half of a wave64 as two wave32 instructions, then move on to
the next instruction. This alternative method is to issue a group of instructions, all for the first 32
workitems and then come back and execute the same instructions but for the second 32
workitems. This has two potential advantages:

• Memory operations are for smaller units of work and may cache better
  ◦ example: reading multiple entries from a strided buffer
• Wave-temporary VGPRs are available:
  ◦ In Wave64 each wave may declare N normal VGPRs (the wave gets 64 * N dwords,
    with N per work-item), and M temp VGPRs which may only be used in this mode. The
temp VGPRs are physically adjacent to the normal ones, but logically are from just after
the private VGPRs. These can be used on each pass of the subvector execution.

This mode is explicitly declared in shader code as a loop:

```
S_subvector_loop_begin S0, skip_all
loop_start:
  < vec32 code >
S_subvector_loop_end S0, loop_start
skip_all:
```

<table>
<thead>
<tr>
<th>Shader Program</th>
<th>Normal Execution Sequence</th>
<th>Subvector Loop Execution Sequence</th>
</tr>
</thead>
<tbody>
<tr>
<td>inst0</td>
<td>inst0 - low</td>
<td>inst0 - low</td>
</tr>
<tr>
<td>inst1</td>
<td>inst0 - high</td>
<td>inst1 - low</td>
</tr>
<tr>
<td>inst2</td>
<td>inst1 - low</td>
<td>inst2 - low</td>
</tr>
<tr>
<td>inst3</td>
<td>inst1 - high</td>
<td>inst3 - low</td>
</tr>
<tr>
<td></td>
<td>inst2 - low</td>
<td>inst0 - high</td>
</tr>
<tr>
<td></td>
<td>inst2 - high</td>
<td>inst1 - high</td>
</tr>
<tr>
<td></td>
<td>inst3 - low</td>
<td>inst2 - high</td>
</tr>
<tr>
<td></td>
<td>inst3 – high</td>
<td>inst3 – high</td>
</tr>
</tbody>
</table>

Subvector execution is simply a loop construct where half of the EXEC mask is zero for each pass
over the body of the code. All wave64 rules still apply. The loop executes zero, one or two
times, depending on the initial state of the EXEC mask. During each pass of the loop, one half
of EXEC is forced to zero (after being saved in an SGPR). The EXEC mask is restored at the
end of the loop.

If EXECHI = 0: the body is executed only once: EXECLO is stored in S0 and restored at the
end, but it was zero anyway. If EXEC_LO was zero at the start, the same thing happens. If both
halves of EXEC are non-zero, do the low pass first (storing EXECHI in S0), then restore
EXECHI and save off EXECLO and do it again. Restore EXECLO at the end of the second
pass. The “pass #” is encoded by observing which half of EXEC is zero.

Subvector looping imposes a rule that the “body code” cannot let the working half of the exec
mask go to zero. If it might go to zero, it must be saved at the start of the loop and be restored
before the end since the S_SUBVECTOR_LOOP_* instructions determine which pass they’re in by looking at which half of EXEC is zero.

### 4.3. Workgroups

Work-groups are collections of wavefronts running on the same workgroup processor which can synchronize and share data. Up to 1024 work-items (16 wave64’s or 32 wave32’s) can be combined into a work-group. When multiple wavefronts are in a workgroup, the S_BARRIER instruction can be used to force each wavefront to wait until all other wavefronts reach the same instruction; then, all wavefronts continue. Any wavefront may terminate early using S_ENDPGM, and the barrier is considered satisfied when the remaining live waves reach their barrier instruction.

### 4.4. Data Dependency Resolution

Shader hardware can resolve most data dependencies, but a few cases must be explicitly handled by the shader program. In these cases, the program must insert S_WAITCNT instructions to ensure that previous operations have completed before continuing.

The shader has four counters that track the progress of issued instructions. S_WAITCNT waits for the values of these counters to be at, or below, specified values before continuing. These allow the shader writer to schedule long-latency instructions, execute unrelated work, and specify when results of long-latency operations are needed.

Instructions of a given type return in order, but instructions of different types can complete out-of-order. For example, both GDS and LDS instructions use LGKM_cnt, but they can return out-of-order. VMEM loads update VM_CNT in the order the instructions were issued, so waiting on VM_CNT to be less-than a particular value ensures all previous loads have completed. It is possible for data to be written to VGPRs out-of-order.Stores from a wave are not kept in order with stores from that wave.

**VM_CNT**

Vector memory count (reads, atomic with return). Determines when memory reads have finished.

- Incremented every time a vector-memory read or atomic-with-return (MIMG, MUBUF, MTBUF, or FLAT/Scratch/Global format) instruction is issued.
- Decremented for reads when all of the data for that instruction and those before it have completed.

**VS_CNT**

Vector memory store count (writes, atomic without return). Determines when memory writes have completed.
- Incremented every time a vector-memory write or atomic-without-return (MIMG, MUBUF, MTBUF, or Flat/Scratch/Global format) instruction is issued.
- Decremented for writes when the data has been written to the L2 cache.

**LGKM_CNT**

(LDS, GDS, (K)constant, (M)essage) Determines when one of these low-latency instructions have completed.

- Incremented by 1 for every LDS or GDS instruction issued, as well as by Dword-count for scalar-memory reads. For example.
- Decremented by 1 for LDS/GDS reads or atomic-with-return when the data has been returned to VGPRs.
- Incremented by 1 for each S_SENDMSG issued. Decremented by 1 when message is sent out.
- Decremented by 1 for LDS/GDS writes when the data has been written to LDS/GDS.
- Decremented by 1 for each Dword returned from the data-cache (SMEM).

**Ordering:**
- Instructions of different types are returned out-of-order.
- Instructions of the same type are returned in the order they were issued, except scalar-memory-reads, which can return out-of-order (in which case only S_WAITCNT 0 is the only legitimate value).

**EXP_CNT**

VGPR-export count. Determines when data has been read out of the VGPR and sent to GDS, at which time it is safe to overwrite the contents of that VGPR.

- Incremented when an Export/GDS instruction is issued from the wavefront buffer.
- Decremented for exports/GDS when the last cycle of the export instruction is granted and executed (VGPRs read out). Ordering
  - Exports are kept in order only within each export type (color/null, position, parameter cache).

### 4.5. Manually Inserted Wait States (NOPs)

Inserting S_NOP is not required to achieve correct operation.
Chapter 5. Scalar ALU Operations

Scalar ALU (SALU) instructions operate on a single value per wavefront. These operations consist of 32-bit integer arithmetic and 32- or 64-bit bit-wise operations. The SALU also can perform operations directly on the Program Counter, allowing the program to create a call stack in SGPRs. Many operations also set the Scalar Condition Code bit (SCC) to indicate the result of a comparison, a carry-out, or whether the instruction result was zero.

5.1. SALU Instruction Formats

SALU instructions are encoded in one of five microcode formats, shown below:

![Figure 3. Scalar ALU format with one source operand](image-url)

![Figure 4. Scalar ALU format with two source operands](image-url)

![Figure 5. Scalar ALU format with one immediate value source operands](image-url)

![Figure 6. Scalar ALU format for compares, with two sources but no destination](image-url)

![Figure 7. Scalar ALU format for program flow operations](image-url)

Each of these instruction formats uses some of these fields:

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>Opcode: instruction to be executed.</td>
</tr>
<tr>
<td>SDST</td>
<td>Destination SGPR.</td>
</tr>
<tr>
<td>SSRC0</td>
<td>First source operand.</td>
</tr>
<tr>
<td>SSRC1</td>
<td>Second source operand.</td>
</tr>
<tr>
<td>SIMM16</td>
<td>Signed immediate 16-bit integer constant.</td>
</tr>
</tbody>
</table>

The lists of similar instructions sometimes use a condensed form using curly braces {} to express a list of possible names. For example, S_AND_{B32, B64} defines two legal instructions: S_AND_B32 and S_AND_B64.
5.2. Scalar ALU Operands

Valid operands of SALU instructions are:

- SGPRs, including trap temporary SGPRs.
- Mode register.
- Status register (read-only).
- M0 register.
- TrapSts register.
- EXEC mask.
- VCC mask.
- SCC.
- Inline constants: integers from -16 to 64, and a some floating point values.
- VCCZ, EXECZ, and SCC.
- Hardware registers.
- 32-bit literal constant.

In the table below, 0-127 can be used as scalar sources or destinations; 128-255 can only be used as sources.

<table>
<thead>
<tr>
<th>Code</th>
<th>Meaning</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 - 105</td>
<td>SGPR 0 to 105</td>
<td>Scalar GPRs</td>
</tr>
<tr>
<td>106</td>
<td>VCC_LO</td>
<td>Holds the low Dword of the vector condition code</td>
</tr>
<tr>
<td>107</td>
<td>VCC_HI</td>
<td>Holds the high Dword of the vector condition code</td>
</tr>
<tr>
<td>108-123</td>
<td>TTMP0 to TTMP15</td>
<td>Trap temps (privileged)</td>
</tr>
<tr>
<td>124</td>
<td>M0</td>
<td>Misc register</td>
</tr>
<tr>
<td>125</td>
<td>NULL</td>
<td>Reads return zero, writes are discarded.</td>
</tr>
<tr>
<td>126</td>
<td>EXEC_LO</td>
<td>Execute mask, low Dword</td>
</tr>
<tr>
<td>127</td>
<td>EXEC_HI</td>
<td>Execute mask, high Dword</td>
</tr>
<tr>
<td>128</td>
<td>0</td>
<td>zero</td>
</tr>
<tr>
<td>129-192</td>
<td>int 1 to 64</td>
<td>Positive integer values.</td>
</tr>
<tr>
<td>193-208</td>
<td>int -1 to -16</td>
<td>Negative integer values.</td>
</tr>
<tr>
<td>209-234</td>
<td>reserved</td>
<td>Unused.</td>
</tr>
<tr>
<td>235</td>
<td>SHARED_BASE</td>
<td>Memory Aperture definition. Values are affected by system addressing mode: 32 or 64 bit.</td>
</tr>
<tr>
<td>236</td>
<td>SHARED_LIMIT</td>
<td></td>
</tr>
<tr>
<td>237</td>
<td>PRIVATE_BASE</td>
<td></td>
</tr>
<tr>
<td>238</td>
<td>PRIVATE_LIMIT</td>
<td></td>
</tr>
<tr>
<td>239</td>
<td>POPS_EXITING_WAVE_ID</td>
<td>Primitive Ordered Pixel Shading wave ID.</td>
</tr>
<tr>
<td>Code</td>
<td>Meaning</td>
<td>Description</td>
</tr>
<tr>
<td>------</td>
<td>---------</td>
<td>-------------</td>
</tr>
<tr>
<td>240</td>
<td>0.5</td>
<td>single or double floats</td>
</tr>
<tr>
<td>241</td>
<td>-0.5</td>
<td></td>
</tr>
<tr>
<td>242</td>
<td>1.0</td>
<td></td>
</tr>
<tr>
<td>243</td>
<td>-1.0</td>
<td></td>
</tr>
<tr>
<td>244</td>
<td>2.0</td>
<td></td>
</tr>
<tr>
<td>245</td>
<td>-2.0</td>
<td></td>
</tr>
<tr>
<td>246</td>
<td>4.0</td>
<td></td>
</tr>
<tr>
<td>247</td>
<td>-4.0</td>
<td></td>
</tr>
<tr>
<td>248</td>
<td>1.0 / (2 * PI)</td>
<td></td>
</tr>
<tr>
<td>249-250</td>
<td>reserved</td>
<td>unused</td>
</tr>
<tr>
<td>251</td>
<td>VCCZ</td>
<td>{ zeros, VCCZ }</td>
</tr>
<tr>
<td>252</td>
<td>EXECZ</td>
<td>{ zeros, EXECZ }</td>
</tr>
<tr>
<td>253</td>
<td>SCC</td>
<td>{ zeros, SCC }</td>
</tr>
<tr>
<td>254</td>
<td>reserved</td>
<td>unused</td>
</tr>
<tr>
<td>255</td>
<td>Literal</td>
<td>constant 32-bit constant from instruction stream.</td>
</tr>
</tbody>
</table>

The SALU cannot use VGPRs or LDS. SALU instructions can use a 32-bit literal constant. This constant is part of the instruction stream and is available to all SALU microcode formats except SOPP and SOPK. Literal constants are used by setting the source instruction field to "literal" (255), and then the following instruction dword is used as the source value.

If the destination SGPR is out-of-range, no SGPR is written with the result. However, SCC and possibly EXEC (if saveexec) is still written.

If an instruction uses 64-bit data in SGPRs, the SGPR pair must be aligned to an even boundary. For example, it is legal to use SGPRs 2 and 3 or 8 and 9 (but not 11 and 12) to represent 64-bit data.

### 5.3. Scalar Condition Code (SCC)

The scalar condition code (SCC) is written as a result of executing most SALU instructions.

The SCC is set by many instructions:

- Compare operations: 1 = true.
- Arithmetic operations: 1 = carry out.
  - SCC = overflow for signed add and subtract operations. For add, overflow = both operands are of the same sign, and the MSB (sign bit) of the result is different than the sign of the operands. For subtract (AB), overflow = A and B have opposite signs and...
the resulting sign is not the same as the sign of A.

- Bit/logical operations: \( 1 = \) result was not zero.

5.4. Integer Arithmetic Instructions

This section describes the arithmetic operations supplied by the SALU. The table below shows the scalar integer arithmetic instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Sets SCC?</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>S_ADD_I32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = S0 + S1, SCC = \text{overflow}. )</td>
</tr>
<tr>
<td>S_ADD_U32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = S0 + S1, SCC = \text{carry out}. )</td>
</tr>
<tr>
<td>S_ADDC_U32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = S0 + S1 + SCC = \text{overflow}. )</td>
</tr>
<tr>
<td>S_SUB_I32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = S0 - S1, SCC = \text{overflow}. )</td>
</tr>
<tr>
<td>S_SUB_U32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = S0 - S1, SCC = \text{carry out}. )</td>
</tr>
<tr>
<td>S_SUBB_U32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = S0 - S1 - SCC = \text{carry out}. )</td>
</tr>
<tr>
<td>S_ABSDIFF_I32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = \text{abs} (S0 - S1), SCC = \text{result not zero}. )</td>
</tr>
<tr>
<td>S_MIN_I32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = (S0 &lt; S1) \ ? S0 : S1. SCC = 1 if S0 was min. )</td>
</tr>
<tr>
<td>S_MAX_I32</td>
<td>SOP2</td>
<td>y</td>
<td>( D = (S0 &gt; S1) \ ? S0 : S1. SCC = 1 if S0 was max. )</td>
</tr>
<tr>
<td>S_MUL_I32</td>
<td>SOP2</td>
<td>n</td>
<td>( D = S0 \cdot S1. \text{Low 32 bits of result}. )</td>
</tr>
<tr>
<td>S_ADDK_I32</td>
<td>SOPK</td>
<td>y</td>
<td>( D = D + \text{simm16}, SCC = \text{overflow}. \text{Sign extended version of simm16}. )</td>
</tr>
<tr>
<td>S_MULK_I32</td>
<td>SOPK</td>
<td>n</td>
<td>( D = D \cdot \text{simm16}. \text{Return low 32bits. Sign extended version of simm16}. )</td>
</tr>
<tr>
<td>S_ABS_I32</td>
<td>SOP1</td>
<td>y</td>
<td>( D.i = \text{abs} (S0.i). SCC=result not zero. )</td>
</tr>
<tr>
<td>S_SEXT_I32_I8</td>
<td>SOP1</td>
<td>n</td>
<td>( D = { 24[S0[7]], S0[7:0] }. )</td>
</tr>
<tr>
<td>S_SEXT_I32_I16</td>
<td>SOP1</td>
<td>n</td>
<td>( D = { 16[S0[15]], S0[15:0] }. )</td>
</tr>
</tbody>
</table>

5.5. Conditional Instructions

Conditional instructions use the SCC flag to determine whether to perform the operation, or (for CSELECT) which source operand to use.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Sets SCC?</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>S_CSELECT_{B32, B64}</td>
<td>SOP2</td>
<td>n</td>
<td>( D = \text{SCC} \ ? S0 : S1. )</td>
</tr>
</tbody>
</table>
5.6. Comparison Instructions

These instructions compare two values and set the SCC to 1 if the comparison yielded a TRUE result.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Sets SCC?</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>S_CMOVK_I32</td>
<td>SOPK</td>
<td>n</td>
<td>if (SCC) D = signext(simm16).</td>
</tr>
<tr>
<td>S_CMOV_{B32,B64}</td>
<td>SOP1</td>
<td>n</td>
<td>if (SCC) D = S0, else NOP.</td>
</tr>
</tbody>
</table>

5.7. Bit-Wise Instructions

Bit-wise instructions operate on 32- or 64-bit data without interpreting it has having a type. For bit-wise operations if noted in the table below, SCC is set if the result is nonzero.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Sets SCC?</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>S_CMP_EQ_U64, S_CMP_LG_U64</td>
<td>SOPC</td>
<td>y</td>
<td>Compare two 64-bit source values. SCC = S0 &lt;cond&gt; S1.</td>
</tr>
<tr>
<td>S_CMP_{EQ,LG,GT,GE,LT}_{I32,U32}</td>
<td>SOPC</td>
<td>y</td>
<td>Compare two source values. SCC = S0 &lt;cond&gt; S1.</td>
</tr>
<tr>
<td>S_CMPK_{EQ,LG,GT,GE,LT}_{I32,U32}</td>
<td>SOPK</td>
<td>y</td>
<td>Compare Dest SGPR to a constant. SCC = DST &lt;cond&gt; simm16. simm16 is zero-extended (U32) or sign-extended (I32).</td>
</tr>
<tr>
<td>S_BITCMP0_{B32,B64}</td>
<td>SOPC</td>
<td>y</td>
<td>Test for &quot;is a bit zero&quot;. SCC = !S0[S1].</td>
</tr>
<tr>
<td>S_BITCMP1_{B32,B64}</td>
<td>SOPC</td>
<td>y</td>
<td>Test for &quot;is a bit one&quot;. SCC = S0[S1].</td>
</tr>
<tr>
<td>Instruction</td>
<td>Encoding</td>
<td>Sets SCC?</td>
<td>Operation</td>
</tr>
<tr>
<td>-------------</td>
<td>----------</td>
<td>-----------</td>
<td>-----------</td>
</tr>
<tr>
<td><code>S_BFM_{B32,B64}</code></td>
<td>SOP2</td>
<td>n</td>
<td>Bit field mask. <code>D = ((1 &lt;&lt; S0[4:0]) - 1) &lt;&lt; S1[4:0].</code></td>
</tr>
<tr>
<td><code>S_BFE_U32, S_BFE_U64</code></td>
<td>SOP2</td>
<td>y</td>
<td>Bit Field Extract, then sign-extend result for I32/64 instructions. <code>S0 = data, S1[5:0] = offset, S1[22:16] = width.</code></td>
</tr>
<tr>
<td><code>S_NOT_{B32,B64}</code></td>
<td>SOP1</td>
<td>y</td>
<td><code>D = ~S0.</code></td>
</tr>
<tr>
<td><code>S_WQM_{B32,B64}</code></td>
<td>SOP1</td>
<td>y</td>
<td><code>D = wholeQuadMode(S0). If any bit in a group of four is set to 1, set the resulting group of four bits all to 1.</code></td>
</tr>
<tr>
<td><code>S_QUADMASK_{B32,B64}</code></td>
<td>SOP1</td>
<td>y</td>
<td><code>D[0] = OR(S0[3:0]), D[1]=OR(S0[7:4]), etc.</code></td>
</tr>
<tr>
<td><code>S_BITREPLICATE_B64_B32</code></td>
<td>SOP1</td>
<td>n</td>
<td>Replicate each bit in 32-bit S0 twice: <code>D = { ... S0[1], S0[1], S0[0], S0[0] }</code>. Two of these instructions is the inverse of <code>S_QUADMASK</code>.</td>
</tr>
<tr>
<td><code>S_BREV_{B32,B64}</code></td>
<td>SOP1</td>
<td>n</td>
<td><code>D = S0[0:31]</code> are reverse bits.</td>
</tr>
<tr>
<td><code>S_BCNT0_I32_{B32,B64}</code></td>
<td>SOP1</td>
<td>y</td>
<td><code>D = CountZeroBits(S0).</code></td>
</tr>
<tr>
<td><code>S_BCNT1_I32_{B32,B64}</code></td>
<td>SOP1</td>
<td>y</td>
<td><code>D = CountOneBits(S0).</code></td>
</tr>
<tr>
<td><code>S_FF0_I32_{B32,B64}</code></td>
<td>SOP1</td>
<td>n</td>
<td><code>D = Bit position of first zero in S0 starting from LSB. -1 if not found.</code></td>
</tr>
<tr>
<td><code>S_FF1_I32_{B32,B64}</code></td>
<td>SOP1</td>
<td>n</td>
<td><code>D = Bit position of first one in S0 starting from LSB. -1 if not found.</code></td>
</tr>
<tr>
<td><code>S_FLBIT_I32_{B32,B64}</code></td>
<td>SOP1</td>
<td>n</td>
<td><code>Find last bit. D = the number of zeros before the first one starting from the MSB. Returns -1 if none.</code></td>
</tr>
<tr>
<td><code>S_FF1_I32</code></td>
<td>SOP1</td>
<td>n</td>
<td>`Count how many bits in a row (from MSB to LSB) are the same as the sign bit. Return -1 if the input is zero or all 1's (-1). 32-bit pseudo-code: if (S0 == 0</td>
</tr>
<tr>
<td><code>S_BITSET0_{B32,B64}</code></td>
<td>SOP1</td>
<td>n</td>
<td><code>D[S0[4:0], [5:0] for B64] = 0</code></td>
</tr>
<tr>
<td><code>S_BITSET1_{B32,B64}</code></td>
<td>SOP1</td>
<td>n</td>
<td><code>D[S0[4:0], [5:0] for B64] = 1</code></td>
</tr>
<tr>
<td><code>S_{and,or,xor,andn1,andn2,orn1,orn2,n and, nor,xnor}_SAVEEXEC_{B32,B64}</code></td>
<td>SOP1</td>
<td>y</td>
<td><code>Save the EXEC mask, then apply a bit-wise operation to it. D = EXEC EXEC = S0 &lt;op&gt; EXEC SCC = (exec != 0)</code></td>
</tr>
</tbody>
</table>
### 5.8. Access Instructions

These instructions access hardware internal registers.

#### Table 15. Hardware Internal Registers

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Sets SCC?</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>S_GETREG_B32</td>
<td>SOPK*</td>
<td>n</td>
<td>Read a hardware register into the LSBs of D.</td>
</tr>
<tr>
<td>S_SETREG_B32</td>
<td>SOPK*</td>
<td>n</td>
<td>Write the LSBs of D into a hardware register. (Note that D is a source SGPR.) Must add an S_NOP between two consecutive S_SETREG to the same register.</td>
</tr>
<tr>
<td>S_SETREG_IMM32_B32</td>
<td>SOPK*</td>
<td>n</td>
<td>S_SETREG where 32-bit data comes from a literal constant (so this is a 64-bit instruction format).</td>
</tr>
<tr>
<td>S_ROUND_MODE</td>
<td>SOPP</td>
<td>n</td>
<td>Set the round mode from an immediate: simm16[3:0]</td>
</tr>
<tr>
<td>S_DENORM_MODE</td>
<td>SOPP</td>
<td>n</td>
<td>Set the denorm mode from an immediate: simm16[3:0]</td>
</tr>
</tbody>
</table>

The hardware register is specified in the DEST field of the instruction, using the values in the table above. Some bits of the DEST specify which register to read/write, but additional bits specify which bits in the register to read/write:

\[
\text{SIMM16} = \{\text{size}[4:0], \text{offset}[4:0], \text{hwRegId}[5:0]\}; \text{ offset is 0..31, size is 1..32.}
\]

#### Table 16. Hardware Register Values

<table>
<thead>
<tr>
<th>Code</th>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>reserved</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>MODE</td>
<td>R/W</td>
</tr>
<tr>
<td>2</td>
<td>STATUS</td>
<td>Read only.</td>
</tr>
<tr>
<td>3</td>
<td>TRAPSTS</td>
<td>R/W</td>
</tr>
</tbody>
</table>
### Table 17. GPR_ALLOC

<table>
<thead>
<tr>
<th>Code</th>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VGPR_BASE</td>
<td>Physical address of first VGPR assigned to this wavefront, as [7:2]</td>
</tr>
<tr>
<td></td>
<td>VGPR_SIZE</td>
<td>Number of VGPRs assigned to this wavefront, as [7:2]+4. 0=4 VGPRs, 1=8 VGPRs, etc.</td>
</tr>
</tbody>
</table>

### Table 18. LDS_ALLOC

<table>
<thead>
<tr>
<th>Code</th>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LDS_BASE</td>
<td>Physical address of first LDS location assigned to this wavefront, in units of 64 Dwords.</td>
</tr>
<tr>
<td></td>
<td>LDS_SIZE</td>
<td>Amount of LDS space assigned to this wavefront, in units of 64 Dwords.</td>
</tr>
<tr>
<td>Code</td>
<td>Register</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>----------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>VGPR_SHARED_SIZE</td>
<td>27:24</td>
<td>Number of shared VGPRs allocate to this wave, in units of 8 VGPRs. (0=0vgprs, 1=8vgprs, …)</td>
</tr>
</tbody>
</table>
Chapter 6. Vector ALU Operations

Vector ALU instructions (VALU) perform an arithmetic or logical operation on data for each of 32 or 64 threads and write results back to VGPRs, SGPRs or the EXEC mask.

Parameter interpolation is a mixed VALU and LDS instruction, and is described in the Data Share chapter.

6.1. Microcode Encodings

Most VALU instructions are available in two encodings: VOP3 which uses 64-bits of instruction, and one of three 32-bit encodings that offer a restricted set of capabilities. A few instructions are only available in the VOP3 encoding.

When an instruction is available in two microcode formats, it is up to the user to decide which to use. It is recommended to use the 32-bit encoding whenever possible.

The microcode encodings are shown below:

**VOP2** is for instructions with two inputs and a single vector destination. Instructions that have a carry-out implicitly write the carry-out to the VCC register.

![VOP2 Encoding](image)

**VOP1** is for instructions with no inputs or a single input and one destination.

![VOP1 Encoding](image)

**VOPC** is for comparison instructions.

![VOPC Encoding](image)

**VINTRP** is for parameter interpolation instructions.

![VINTRP Encoding](image)
VOP3 is for instructions with up to three inputs, input modifiers (negate and absolute value), and output modifiers. There are two forms of VOP3: one which uses a scalar destination field (used only for div_scale, integer add and subtract); this is designated VOP3b. All other instructions use the common form, designated VOP3a.

Any of the 32-bit microcode formats may use a 32-bit literal constant, as well VOP3. Note however that VOP3 plus a literal makes a 96-bit instruction and excessive use of this combination may reduce performance.

VOP3P is for instructions that use "packed math": These instructions perform an operation on a pair of input values that are packed into the high and low 16-bits of each operand; the two 16-bit results are written to a single VGPR as two packed values.

6.2. Operands

All VALU instructions take at least one input operand (except V_NOP and V_CLREXCP). The data-size of the operands is explicitly defined in the name of the instruction. For example, V_FMA_F32 operates on 32-bit floating point data.

<table>
<thead>
<tr>
<th>Value</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-105</td>
<td>SGPR</td>
<td>0 .. 105</td>
</tr>
<tr>
<td>106</td>
<td>VCC_LO</td>
<td>vcc[31:0].</td>
</tr>
<tr>
<td>107</td>
<td>VCC_HI</td>
<td>vcc[63:32].</td>
</tr>
<tr>
<td>108-123</td>
<td>TTMP0 to TTMP 15</td>
<td>Trap handler temps (privileged).</td>
</tr>
<tr>
<td>124</td>
<td>M0</td>
<td>M0 register</td>
</tr>
<tr>
<td>125</td>
<td>NULL</td>
<td>Reads return zero, writes are discarded.</td>
</tr>
<tr>
<td>126</td>
<td>EXEC_LO</td>
<td>exec[31:0].</td>
</tr>
<tr>
<td>127</td>
<td>EXEC_HI</td>
<td>exec[63:32].</td>
</tr>
<tr>
<td>128</td>
<td>0</td>
<td>Zero</td>
</tr>
<tr>
<td>Value</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>---------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>129-192</td>
<td>int 1.. 64</td>
<td>Integer inline constants.</td>
</tr>
<tr>
<td>193-208</td>
<td>int -1 .. -16</td>
<td></td>
</tr>
<tr>
<td>209-232</td>
<td>reserved</td>
<td>Unused.</td>
</tr>
<tr>
<td>233</td>
<td>DPP8</td>
<td>DPP - 8 lane transfer. (only valid as source-0)</td>
</tr>
<tr>
<td>234</td>
<td>DPP8FI</td>
<td>DPP - 8 lane transfer with fetch from invalid lanes. (only valid as source-0)</td>
</tr>
<tr>
<td>235</td>
<td>SHARED_BASE</td>
<td>Memory Aperture definition.</td>
</tr>
<tr>
<td>236</td>
<td>SHARED_LIMIT</td>
<td></td>
</tr>
<tr>
<td>237</td>
<td>PRIVATE_BASE</td>
<td></td>
</tr>
<tr>
<td>238</td>
<td>PRIVATE_LIMIT</td>
<td></td>
</tr>
<tr>
<td>239</td>
<td>POPS_EXITING_WAVE_ID</td>
<td>Primitive Ordered Pixel Shading wave ID.</td>
</tr>
<tr>
<td>240</td>
<td>0.5</td>
<td>Single, double, or half-precision inline floats.</td>
</tr>
<tr>
<td>241</td>
<td>-0.5</td>
<td>1/(2*PI) is 0.15915494. The exact value used is:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>242</td>
<td>1.0</td>
<td>The exact value used is: half: 0x3118 single: 0x3e22f983 double: 0x3fc45f306dc9c882</td>
</tr>
<tr>
<td>243</td>
<td>-1.0</td>
<td></td>
</tr>
<tr>
<td>244</td>
<td>2.0</td>
<td></td>
</tr>
<tr>
<td>245</td>
<td>-2.0</td>
<td></td>
</tr>
<tr>
<td>246</td>
<td>4.0</td>
<td></td>
</tr>
<tr>
<td>247</td>
<td>-4.0</td>
<td></td>
</tr>
<tr>
<td>248</td>
<td>1/(2*PI)</td>
<td></td>
</tr>
<tr>
<td>249</td>
<td>SDWA</td>
<td>Sub Dword Address (only valid as Source-0)</td>
</tr>
<tr>
<td>250</td>
<td>DPP16</td>
<td>DPP over 16 lanes (only valid as Source-0)</td>
</tr>
<tr>
<td>251</td>
<td>VCCZ</td>
<td>{ zeros, VCCZ }</td>
</tr>
<tr>
<td>252</td>
<td>EXECZ</td>
<td>{ zeros, EXECZ }</td>
</tr>
<tr>
<td>253</td>
<td>SCC</td>
<td>{ zeros, SCC }</td>
</tr>
<tr>
<td>254</td>
<td>LDS direct</td>
<td>Use LDS direct read to supply 32-bit value Vector-alu instructions only.</td>
</tr>
<tr>
<td>255</td>
<td>Literal</td>
<td>constant 32-bit constant from instruction stream.</td>
</tr>
<tr>
<td>256-511</td>
<td>VGPR</td>
<td>0 .. 255</td>
</tr>
</tbody>
</table>

### 6.2.1. Instruction Inputs

VALU instructions can use any of the following sources for input, subject to restrictions listed below:

- VGPRs
• SGPRs
• Inline constants - constant selected by a specific VSRC value
• Literal constant - 32-bit value in the instruction stream.
• LDS direct data read
• M0
• EXEC mask

Limitations

• At most two scalar values can be read per instructions, but the values can be used for more than one operand.
  ◦ Scalar values include: SGPRs, VCC, EXEC (used as data), and literal constants
  ◦ Some instructions implicitly read an SGPR (which includes VCC), and this implicit read counts against the total supported limit.
    - These are: Add/sub with carry-in, FMAS and CNDMASK
  ◦ 64-bit shift instructions can use only a single scalar value, not two
• At most one literal constant can be used
• Inline constants are free, and do not count against these limits
• Only SRC0 can use LDS_DIRECT (see Chapter 10, “Data Share Operations”)

Instructions using the VOP3 form and also using floating-point inputs have the option of applying absolute value (ABS field) or negate (NEG field) to any of the input operands.

Literal Expansion to 64 bits

Literal constants are 32-bits, but they can be used as sources which normally require 64-bit data. They are expanded to 64 bits following these rules:

• 64 bit float: the lower 32-bit are padded with zero.
• 64-bit unsigned integer: zero extended to 64 bits
• 64-bit signed integer: sign extended to 64 bits

6.2.2. Instruction Outputs

VALU instructions typically write their results to VGPRs specified in the VDST field of the microcode word. A thread only writes a result if the associated bit in the EXEC mask is set to 1.

All V_CMPX instructions write the result of their comparison (one bit per thread) the EXEC mask.

Instructions producing a carry-out (integer add and subtract) write their result to VCC when used in the VOP2 form, and to an arbitrary SGPR-pair when used in the VOP3 form.
When the VOP3 form is used, instructions with a floating-point result can apply an output modifier (OMOD field) that multiplies the result by: 0.5, 1.0, 2.0 or 4.0. Optionally, the result can be clamped (CLAMP field) to the range [0.0, +1.0].

Output modifiers apply only to floating point results and are ignored for integer or bit results. Output modifiers are not compatible with output denormals: if output denormals are enabled, then output modifiers are ignored. If output denormals are disabled, then the output modifier is applied and denormals are flushed to zero. Output modifiers are not IEEE compatible: -0 is flushed to +0. Output modifiers are ignored if the IEEE mode bit is set to 1.

In the table below, all codes can be used when the vector source is nine bits; codes 0 to 255 can be the scalar source if it is eight bits; codes 0 to 127 can be the scalar source if it is seven bits; and codes 256 to 511 can be the vector source or destination.

### 6.2.3. Wave64 use of SGPRs

VALU instructions may use SGPRs as a uniform input, shared by all workitems. If the value is used as simple data value, then the same SGPR is distributed to all 64 workitems. If, on the other hand, the data value represents a mask (e.g. carry-in, mask for CNDMASK), then each workitem receives a separate value, and two consecutive SGPRs are read.

### 6.2.4. Wave64 Destination Restrictions

When a VALU instruction is issued from a wave64, it is actually issued twice as two wave32 instructions. While in most cases the programmer need not be aware of these, it does impose a prohibition on wave64 VALU instructions which both write and read the same SGPR value. Doing this may lead to unpredictable results. *Specifically, the first pass of a wave64 VALU instruction may not overwrite a scalar value used by the second half.*

### 6.2.5. OPSEL Field Restrictions

The OPSEL field (of VOP3) is usable only for a subset of VOP3 instructions, and not for VOP1, VOP2 or VOPC instructions using the VOP3 encoding (these should use SDWA instead).

#### Table 21. Opcodes usable with OPSEL

<table>
<thead>
<tr>
<th>V_MAD_I16</th>
<th>V_INTERP_P2_F16</th>
<th>V_ADD_NC_U16</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_FMA_F16</td>
<td>V_CVT_PKNORM_I16_F16</td>
<td>V_SUB_NC_U16</td>
</tr>
<tr>
<td>V_ALIGNBIT_B32</td>
<td>V_CVT_PKNORM_U16_F16</td>
<td>V_MUL_LO_U16</td>
</tr>
<tr>
<td>V_ALIGNBYTE_B32</td>
<td>V_MAD_U32_U16</td>
<td>V_LSLREV_B16</td>
</tr>
<tr>
<td>V_DIV_FIXUP_F16</td>
<td>V_MAD_I32_I16</td>
<td>V_LSHRREV_B16</td>
</tr>
<tr>
<td>V_MIN3_{F16,I16,U16}</td>
<td>V_ASHREV_I16</td>
<td></td>
</tr>
<tr>
<td>V_MAX3_{F16,I16,U16}</td>
<td>V_MAX_U16</td>
<td></td>
</tr>
</tbody>
</table>
6.2.6. Out-of-Range GPRs

When a source VGPR is out-of-range, the instruction uses as input the value from VGPR0.

When the destination GPR is out-of-range, the instruction executes but does not write the results.

6.3. Instructions

The table below lists the complete VALU instruction set by microcode encoding, except for VOP3P instructions which are listed in a later section.

<table>
<thead>
<tr>
<th>VOP3</th>
<th>VOP3 – 1-2 operand opcodes</th>
<th>VOP2</th>
<th>VOP1</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_ADD_LSHL_U32</td>
<td>One Operand:</td>
<td>V_ADD_{F16, F32}</td>
<td>V_BFREV_B32</td>
</tr>
<tr>
<td>V_ADD8_U32</td>
<td>V_LDEXP_F32</td>
<td>V_ADD_CO_CI_U32</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_ALIGNBIT_B32</td>
<td>V_LDEXP_F64</td>
<td>V_ADD_NC_U32</td>
<td>V_CLREXCP</td>
</tr>
<tr>
<td>V_ALIGNBYTE_B32</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_AND.OR_B32</td>
<td>Two Operands:</td>
<td>V_LDEXP_F32</td>
<td>V_AND_B32</td>
</tr>
<tr>
<td>V_BFE_{U32, I32}</td>
<td></td>
<td>V_ADD_CO_U32</td>
<td></td>
</tr>
<tr>
<td>V_BFI_B32</td>
<td>V_LDEXP_F64</td>
<td>V_ADD_NC_U32</td>
<td>V_CNDMASK_B32</td>
</tr>
<tr>
<td>V_CUBEID_F32</td>
<td>V_LDEXP_F64</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_CUBEMA_F32</td>
<td>V_LDEXP_F64</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_CUBEESC_F32</td>
<td>V_LDEXP_F64</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_CUBEC9_F32</td>
<td>V_LDEXP_F64</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_CUBF_E9_F32</td>
<td>V_LDEXP_F64</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_DIV_FIXUP_{F16,F32,F64}</td>
<td></td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_DIV.FMAS_{F32,F64}</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_DIV.FSCALE_{F32,F64}</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_FMA_{F16, F32, F64}</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_LERP.U8</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_LSHL_ADD_U32</td>
<td>V_LSHLREV_B32</td>
<td>V_ADD_NC_{I32, U16, I16}</td>
<td>V_CEIL_{F16,F32,F64}</td>
</tr>
</tbody>
</table>

Table 22. VALU Instruction Set
<table>
<thead>
<tr>
<th>VOP3</th>
<th>VOP3 – 1-2 operand opcodes</th>
<th>VOP2</th>
<th>VOP1</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_LSHL_OR_B32</td>
<td>V_INTERP_P2_F16</td>
<td>V_FFBL_B32</td>
<td></td>
</tr>
<tr>
<td>V_MAD_{I16,U16}</td>
<td>V_INTERP_P2_F32</td>
<td></td>
<td>V_FLOOR_{(F16,F32, F64}</td>
</tr>
<tr>
<td>V_MAD_{U64,U32, I64,I32}</td>
<td>V_LSHLREV_{B16, B64}</td>
<td>V_MAX_{(F16, F32, I32, U32}</td>
<td>V_FRACT_{(F16,F32,F64}</td>
</tr>
<tr>
<td>V_MAD_I32_I16</td>
<td>V_LSHREV_{B16, B64}</td>
<td>V_MIN_{(F16, F32, I32, U32}</td>
<td>V_FREXP_EXP_I16,F32,F64</td>
</tr>
<tr>
<td>V_MAD_I32_I24</td>
<td>V_MAX_{U16, I16, F64}</td>
<td>V_MUL_{F16, F32}</td>
<td>V_FREXP_EXP_I32,F32,F64</td>
</tr>
<tr>
<td>V_MAD_I32_I24</td>
<td>V_MUL_HI_I32,F32}</td>
<td>V_FREXP_EXP_I32,F64</td>
<td></td>
</tr>
<tr>
<td>V_MAD_U32_I16</td>
<td>V_MBCNT_HI_U32,B32</td>
<td>V_MUL_U32,U24</td>
<td></td>
</tr>
<tr>
<td>V_MAD_U32_U24</td>
<td>V_MIN_{U16, I16, F64}</td>
<td>V_MUL_I32,F32}</td>
<td></td>
</tr>
<tr>
<td>V_MAX3_{F16,I16,U16}</td>
<td>V_MUL_F64</td>
<td>V_MUL_LEGACY,F32</td>
<td>V_MOV_B32</td>
</tr>
<tr>
<td>V_MAX3_{F32,I32,U32}</td>
<td>V_MUL_HI_{I32, U32}</td>
<td>V_MUL_U32,U24</td>
<td>V_MOV_FED_B32</td>
</tr>
<tr>
<td>V_MED3_{F16,I16,U16}</td>
<td>V_MUL_LO_{U16, U32}</td>
<td>V_OR_B32</td>
<td>V_MOVREL{S,D,SD, SD,2}_B32</td>
</tr>
<tr>
<td>V_MED3_{F32,I32,U32}</td>
<td>V_PACK_B32,F16</td>
<td>V_SUB_{F16, F32}</td>
<td>V_NOP</td>
</tr>
<tr>
<td>V_MIN3_{F16,I16,U16}</td>
<td>V_READLANE_B32</td>
<td>V_SUB_CO_CI_U32</td>
<td>V_NOT_B32</td>
</tr>
<tr>
<td>V_MIN3_{F32,I32,U32}</td>
<td>V_SUB_CO_U32</td>
<td>V_SUB_NC_U32</td>
<td>V_PIPEFLUSH</td>
</tr>
<tr>
<td>V_MQSAD_PK_U16_U8</td>
<td>V_SUB_NC_{I32, U16, I16}</td>
<td>V_SUBREV_{F16, F32}</td>
<td>V_RCP_{F16,F32,F64}</td>
</tr>
<tr>
<td>V_MQSAD_PK_U32_U8</td>
<td>V_SUBREV_CO_U32</td>
<td>V_SUBREV_CO_CI_U32</td>
<td>V_RCP_IFLAG_F32</td>
</tr>
<tr>
<td>V_MAD_U8</td>
<td>V_WRITELANE_B32</td>
<td>V_SUBREV_NC_U32</td>
<td>V_READFIRSTLANE_B32</td>
</tr>
<tr>
<td>V_MULTIT_F32</td>
<td>V_XNOR_B32</td>
<td>V_RNDCN_{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_OR3_B32</td>
<td>V_XOR_B32</td>
<td>V_RSQ_{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_PERM_B32</td>
<td>V_PERMFLANE16,B32</td>
<td>V_RCP{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_PERMLANE16_B32</td>
<td>V_SIN_{F16,F32}</td>
<td>V_SQRT_{F16,F32,F64}</td>
<td></td>
</tr>
<tr>
<td>V_PERMLANEX16_B32</td>
<td>V_SWAP {B32}</td>
<td>V_SWAP_B32</td>
<td></td>
</tr>
<tr>
<td>V_QSAD_PK_U16_U8</td>
<td>V_SWAPREL_B32</td>
<td>V_SWAPREL_B32</td>
<td></td>
</tr>
<tr>
<td>V_SAD_{U8, HI, U8, U16, U32}</td>
<td>V_TRUCN_{F16,F32,F64}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_TRIG_POTE_{F64}</td>
<td>V_TRIG {F64}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_XAD_U32</td>
<td>V_XOR3_B32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_PERM_B32</td>
<td>V_DOT2C_{F32,F16}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_DOT2_F32_F16</td>
<td>V_DOT4C_{I32_I8}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_DOT2_I32_I16</td>
<td>V_DOT4C {I32,I8}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_DOT2_U32_U16</td>
<td>V_DOT4 {I32,I8}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_DOT4_I32_I8</td>
<td>V_DOT8 {I32,I4}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_DOT8_I32_I4</td>
<td>V_DOT8 {I32,I4}</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6.3. Instructions
The next table lists the compare instructions.

<table>
<thead>
<tr>
<th>Op</th>
<th>Formats</th>
<th>Functions</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_CMP</td>
<td>I16, I32, I64, U16, U32, U64</td>
<td>F, LT, EQ, LE, GT, LG, GE, T</td>
<td>Write VCC..</td>
</tr>
<tr>
<td>V_CMPX</td>
<td></td>
<td></td>
<td>Write exec.</td>
</tr>
<tr>
<td>V_CMP</td>
<td>F16, F32, F64</td>
<td>F, LT, EQ, LE, GT, LG, GE, T, O, U, NGE, NLG, NGT, NLE, NEQ, NLT</td>
<td>Write VCC.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(o = total order, u = unordered, N = NaN or normal compare)</td>
<td>Write exec.</td>
</tr>
<tr>
<td>V_CMP_CLASS</td>
<td>F16, F32, F64</td>
<td>Test for one of: signaling-NaN, quiet-NaN, positive or negative: infinity, normal, subnormal, zero.</td>
<td>Write VCC.</td>
</tr>
<tr>
<td>V_CMPX_CLASS</td>
<td></td>
<td></td>
<td>Write exec.</td>
</tr>
</tbody>
</table>

### 6.4. Denormalized and Rounding Modes

The shader program has explicit control over the rounding mode applied and the handling of denormalized inputs and results. The MODE register is set using the S_SETREG instruction; it has separate bits for controlling the behavior of single and double-precision floating-point numbers.

Round and denormal modes can also be set using S_ROUND_MODE and S_DENORM_MODE.

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Position</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Round Modes: 0=nearest even; 1= +infinity; 2= -infinity, 3= toward zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Denormal modes: 0 = Flush input and output denoms.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 = Allow input denoms, flush output denoms.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = Flush input denoms, allow output denoms.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3 = Allow input and output denoms.</td>
</tr>
</tbody>
</table>
6.5. ALU Clamp Bit Usage

The clamp bit has multiple uses. For V_CMP instructions, setting the clamp bit to 1 indicates that the compare signals if a floating point exception occurs. For integer operations, it clamps the result to the largest and smallest representable value. For floating point operations, it clamps the result to the range: [0.0, 1.0].

6.6. VGPR Indexing

VGPR indexing allows a value stored in the M0 register to act as an index into the VGPRs for either the source operand, destination or both for certain MOVE operations.

The table below describes the instructions which enable, disable and control VGPR indexing.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_MOVRELD_B32</td>
<td>VOP1</td>
<td>Move with relative destination: VGPR[D+M0] = VGPR[S0].</td>
</tr>
<tr>
<td>V_MOVRELS_B32</td>
<td>VOP1</td>
<td>Move with relative source: VGPR[D] = VGPR[S0+M0].</td>
</tr>
<tr>
<td>V_MOVRELSD_B32</td>
<td>VOP1</td>
<td>Move with relative source and destination: VGPR[D+M0] = VGPR[S0+M0].</td>
</tr>
<tr>
<td>V_MOVRELSD_2_B32</td>
<td>VOP1</td>
<td>Move with relative source and destination, each different: VGPR[D+M0[25:16]] = VGPR[S0+M0[7:0]].</td>
</tr>
<tr>
<td>V_SWAPREL_B32</td>
<td>VOP1</td>
<td>Swap two VGPRs, each relative to a separate index: swap VGPR[D+M0[25:16]] with VGPR[S0+M0[7:0]].</td>
</tr>
</tbody>
</table>

6.7. Packed Math

**Packed math** is a form of operation which accelerates arithmetic on two values packed into the same VGPR. It performs operations on two 16-bit values within a DWORD as if they were separate threads. For example, a packed add of V0=V1+V2 is really two separate adds: adding the low 16 bits of each Dword and storing the result in the low 16 bits of V0, and adding the high halves and storing the result in the high 16 bits of V0.

Packed math uses the instructions below and the microcode format “VOP3P”. This format adds op_sel and neg fields for both the low and high operands, and removes ABS and OMOD.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Encoding</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_PK_MAD_I16</td>
<td>V_PK_MUL_LO_U16</td>
<td>V_PK_ADD_I16</td>
</tr>
<tr>
<td>V_PK_LSHLREV_B16</td>
<td>V_PK_LSHRREV_B16</td>
<td>V_PK_AMSHRREV_I16</td>
</tr>
<tr>
<td>V_PK_MIN_I16</td>
<td>V_PK_MAD_U16</td>
<td>V_PK_ADD_U16</td>
</tr>
<tr>
<td>V_PK_SUB_I16</td>
<td></td>
<td>V_PK_SUB_U16</td>
</tr>
</tbody>
</table>
6.8. Sub-Dword Addressing (SDWA)

Sub DWord Addressing allows a VOP1, VOP2 and VOPC instruction to reference 16 bits of data in a 32-bit VGPR either the upper or lower half, or any of 4 bytes in the DWORD. The actual SRC0 operand will be supplied by the SRC0 field of the SDWA word. Each operand can select the high or low 16-bits or any byte as the destination portion of a VGPR. SDWA is indicated by setting the SRC0 to the inline constant: SQ_SRC_SDWA. VOPC instructions use a slightly different version of the SDWA instruction word which as “SD” and “SDST” fields, but not: OMOD, CLMP, DST_U and DST_SEL.

6.9. Data Parallel Processing (DPP)

Data Parallel ALU operations allow VALU instruction to select operands from different lanes (threads) rather than just using a thread’s own lane. DPP is compatible only with: VOP1 and VOP2. There are no new instructions, but there are two new instruction formats in the form of an extra DWORD of instruction: DPP8 or DPP16.

There are two forms of the DPP instruction word:

- **DPP8** allows arbitrary swizzling between groups of 8 lanes
- **DPP16** allows a set of predefined swizzles between groups of 16 lanes

A scan operation is one which computes a value per thread which is based on the values of the previous threads and possibly itself. E.g. a running sum is the sum of the values from previous threads in the vector. A reduction operation is essentially a scan which returns a single value from the highest numbered active thread. These operations take the SP multiple instruction cycles (at least 8 times what an ADD_F32 takes). Rather than make these a single macro in SQ, the shader program will have unique instructions for each pass of the scan. This prevents any instruction scheduling issues (any other waves may execute in between these individual stage instruction) and allows more general flexibility.

Use of DPP is indicated by setting the SRC0 operand to a literal constant: DPP8 or DPP16. Note that since SRC-0 is set to the literal value, the actual VGPR address for Source-0 comes
from the literal constant (DPP). The scan operation requires the EXEC mask to be set to all 1’s
for proper operation. Unused threads (lanes) should be set to a value which will not change the
result prior to the scan. Readlane, readfirstlane and writelane cannot be used with DPP.

6.10. PERMLANE Specific Rules

V_PERMLANE may not occur immediately after a V_CMPX. To prevent this, any other VALU
opcode may be inserted (e.g. v_mov_b32 v0, v0).
Chapter 7. Scalar Memory Operations

Scalar Memory Read (SMEM) instructions allow a shader program to load data from memory into SGPRs through the Scalar Data Cache. Instructions can read from 1 to 16 Dwords. Data is read directly into SGPRs without any format conversion.

The scalar unit reads consecutive Dwords from memory to the SGPRs. This is intended primarily for loading ALU constants and for indirect T#/S# lookup. No data formatting is supported, nor is byte or short data.

7.1. Microcode Encoding

Scalar memory read instructions are encoded using the SMEM microcode format.

The fields are described in the table below:

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>8</td>
<td>Opcode.</td>
</tr>
<tr>
<td>GLC</td>
<td>1</td>
<td>Globally Coherent. Controls L1 cache policy: 0=hit_lru, 1=miss_evict.</td>
</tr>
<tr>
<td>DLC</td>
<td>1</td>
<td>Device Coherent. &quot;1&quot; indicates to bypass the GL1 cache.</td>
</tr>
<tr>
<td>SDATA</td>
<td>7</td>
<td>SGPRs to return read data to. Reads of two Dwords must have an even SDST-sgpr. Reads of four or more Dwords must have their DST-gpr aligned to a multiple of 4. SDATA must be: SGPR or VCC. Not: exec or m0.</td>
</tr>
<tr>
<td>SBASE</td>
<td>6</td>
<td>SGPR-pair (SBASE has an implied LSB of zero) which provides a base address, or for BUFFER instructions, a set of 4 SGPRs (4-sgpr aligned) which hold the resource constant. For BUFFER instructions, the only resource fields used are: base, stride, num_records.</td>
</tr>
<tr>
<td>OFFSET</td>
<td>21</td>
<td>An immediate signed byte offset. Must be positive with s_buffer operations.</td>
</tr>
<tr>
<td>SOFFSET</td>
<td>7</td>
<td>The address of an SGPR which supplies an unsigned byte address offset. Set this to NULL to disable.</td>
</tr>
</tbody>
</table>

7.2. Operations
7.2.1. S_LOAD_DWORD

These instructions load 1-16 Dwords from memory. The data in SGPRs is specified in SDATA, and the address is composed of the SBASE, OFFSET, and SOFFSET fields.

Scalar Memory Addressing

S_LOAD:

\[
\text{ADDR} = \text{SGPR}[\text{base}] + \text{inst\_offset} + \{ \text{M0 or SGPR[offset] or zero} \}
\]

All components of the address (base, offset, inst\_offset, M0) are in bytes, but the two LSBs are ignored and treated as if they were zero.

It is illegal and undefined if the inst\_offset is negative and the resulting (inst\_offset + (M0 or SGPR[offset])) is negative.

Scalar access to private (scratch) space must either use a buffer constant or manually convert the address.

Reads using Buffer Constant

Buffer constant fields used: base_address, stride, num_records. Other fields are ignored.

Scalar memory read does not support "swizzled" buffers. Stride is used only for memory address bounds checking, not for computing the address to access.

The SMEM supplies only a SBASE address (byte) and an offset (byte or Dword). Any "index * stride" must be calculated manually in shader code and added to the offset prior to the SMEM.

The two LSBs of V#\_base and of the final address are ignored to force Dword alignment.

```
m_*" components come from the buffer constant (V#):
  offset     = OFFSET + SOFFSET (M0, SGPR or zero)
m_base     = { SGPR[SBASE * 2 +1][15:0], SGPR[SBASE*2] }
m_stride   = SGPR[SBASE * 2 +1][31:16]
m_num_records = SGPR[SBASE * 2 + 2]
m_size     = (m_stride == 0) ? 1 : m_num_records
addr       = (m_base + offset) & ~0x3
SGPR[SDST] = read_Dword_from_dcache(addr, m_size)
```

If more than 1 dword is being read, it is returned to SDST+1, SDST+2, etc, and the offset is incremented by 4 bytes per DWord.
7.2.2. S_DCACHE_INV

This instruction invalidates the entire scalar cache. It does not return anything to SDST.

7.2.3. S_MEMREALTIME

This instruction reads a 64-bit "real time-counter" and returns the value into a pair of SGPRS: SDST and SDST+1. The time value is from a clock for which the frequency is constant (not affected by power modes or core clock frequency changes).

7.3. Dependency Checking

Scalar memory reads can return data out-of-order from how they were issued; they can return partial results at different times when the read crosses two cache lines. The shader program uses the LGKM_CNT counter to determine when the data has been returned to the SDST SGPRs. This is done as follows.

- LGKM_CNT is incremented by 1 for every fetch of a single Dword.
- LGKM_CNT is incremented by 2 for every fetch of two or more Dwords.
- LGKM_CNT is decremented by an equal amount when each instruction completes.

Because the instructions can return out-of-order, the only sensible way to use this counter is to implement S_WAITCNT 0; this imposes a wait for all data to return from previous SMEMs before continuing.

7.4. Scalar Memory Clauses and Groups

A **clause** is a sequence of instructions starting with S_CLAUSE and continuing for 2-63 instructions. Clauses lock the instruction arbiter onto this wave until the clause completes.

A **group** is a set of the same type of instruction that happen to occur in the code but are not necessarily executed as a clause. A group ends when a non-SMEM instruction is encountered. Scalar memory instructions are issued in groups. The hardware does not enforce that a single wave will execute an entire group before issuing instructions from another wave.

**Group restrictions:**

1. INV must be in a group by itself
2. “TIME” instructions are considered as reads for group rules

**Instruction ordering**

The data cache is free to re-order instructions. The only assurance of ordering comes when the shader executes an S_WAITCNT LGKMcnt==0. Cache invalidate instructions are not assured to
have completed until the shader waits for LGKMcnt==0.

## 7.5. Alignment and Bounds Checking

**SDST**

The value of SDST must be even for fetches of two Dwords, or a multiple of four for larger fetches. If this rule is not followed, invalid data can result. If SDST is out-of-range, the instruction is not executed.

**SBASE**

The value of SBASE must be even for S_BUFFER_LOAD (specifying the address of an SGPR which is a multiple of four). If SBASE is out-of-range, the value from SGPR0 is used.

**OFFSET**

The value of OFFSET has no alignment restrictions.

**Memory Address**: If the memory address is out-of-range (clamped), the operation is not performed for any Dwords that are out-of-range.
Chapter 8. Vector Memory Operations

Vector Memory (VMEM) instructions read or write one piece of data separately for each work-item in a wavefront into, or out of, VGPRs. This is in contrast to Scalar Memory instructions, which move a single piece of data that is shared by all threads in the wavefront. All Vector Memory (VM) operations are processed by the texture cache system.

Software initiates a load, store or atomic operation through the texture cache through one of three types of VMEM instructions:

- MTBUF: Memory typed-buffer operations.
- MUBUF: Memory untyped-buffer operations.
- MIMG: Memory image operations.
- FLAT: Memory load/store/atomic on flat memory addresses (in subsequent chapter)
- GLOBAL: Memory load/store/atomic on simple address (in subsequent chapter)
- SCRATCH: Memory load/store/atomic to scratch memory (in subsequent chapter)

The instruction defines which VGPR(s) supply the addresses for the operation, which VGPRs supply or receive data from the operation, and a series of SGPRs that contain the memory buffer descriptor (V# or T#). Also, MIMG operations supply a texture sampler (S#) from a series of four SGPRs; this sampler defines texel filtering operations to be performed on data read from the image.

8.1. Vector Memory Buffer Instructions

Vector-memory (VM) operations transfer data between the VGPRs and buffer objects in memory through the texture cache (TC). **Vector** means that one or more piece of data is transferred uniquely for every thread in the wavefront, in contrast to scalar memory reads, which transfer only one value that is shared by all threads in the wavefront.

Buffer reads have the option of returning data to VGPRs or directly into LDS.

Examples of buffer objects are vertex buffers, raw buffers, stream-out buffers, and structured buffers.

Buffer objects support both homogeneous and heterogeneous data, but no filtering of read-data (no samplers). Buffer instructions are divided into two groups:

- MUBUF: Untyped buffer objects.
  - Data format is specified in the resource constant.
  - Load, store, atomic operations, with or without data format conversion.
- MTBUF: Typed buffer objects.
  - Data format is specified in the instruction.
The only operations are Load and Store, both with data format conversion.

Atomic operations take data from VGPRs and combine them arithmetically with data already in memory. Optionally, the value that was in memory before the operation took place can be returned to the shader.

All VM operations use a buffer resource constant (V#) which is a 128-bit value in SGPRs. This constant is sent to the texture cache when the instruction is executed. This constant defines the address and characteristics of the buffer in memory. Typically, these constants are fetched from memory using scalar memory reads prior to executing VM instructions, but these constants also can be generated within the shader.

### 8.1.1. Simplified Buffer Addressing

The equation below shows how the hardware calculates the memory address for a buffer access:

$$\text{ADDR} = \text{Base} + \text{baseOffset} + \text{Inst_offset} + \text{Voffset} + \text{Stride} \times (\text{Vindex} + \text{TID})$$

Voffset is ignored when instruction bit "OFFEN" == 0
Vindex is ignored when instruction bit "IDXEN" == 0
TID is a constant value (0..63) unique to each thread in the wave. It is ignored when resource bit ADD_TID_ENABLE == 0

### 8.1.2. Buffer Instructions

Buffer instructions (MTBUF and MUBUF) allow the shader program to read from, and write to, linear buffers in memory. These operations can operate on data as small as one byte, and up to four Dwords per work-item. Atomic arithmetic operations are provided that can operate on the data values in memory and, optionally, return the value that was in memory before the arithmetic operation was performed.

The D16 instruction variants convert the results to packed 16-bit values. For example, `BUFFER_LOAD_FORMAT_D16_XYZW` writes two VGPRs.

### Table 28. Buffer Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTBUF Instructions</td>
<td></td>
</tr>
<tr>
<td>TBUFFER_LOAD_FORMAT_{x,xy,xyz,xyzw} TBUFFER_STORE_FORMAT_{x,xy,xyz,xyzw} TBUFFER_LOAD_FORMAT_D16_{x,xy,xyz,xyzw} TBUFFER_STORE_FORMAT_D16_{x,xy,xyz,xyzw}</td>
<td>Read from, or write to, a typed buffer object. Also used for a vertex fetch.</td>
</tr>
<tr>
<td>MUBUF Instructions</td>
<td></td>
</tr>
</tbody>
</table>

8.1. Vector Memory Buffer Instructions
### Instruction Table

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BUFFER_LOAD_FORMAT_{x,xy,xyz,xyzw}</td>
<td>Read to, or write from, an untyped buffer object.</td>
</tr>
<tr>
<td>BUFFER_STORE_FORMAT_{x,xy,xyz,xyzw}</td>
<td></td>
</tr>
<tr>
<td>BUFFER_LOAD_FORMAT_D16_{x,xy,xyz,xyzw}</td>
<td></td>
</tr>
<tr>
<td>BUFFER_STORE_FORMAT_D16_{x,xy,xyz,xyzw}</td>
<td></td>
</tr>
<tr>
<td>BUFFER_LOAD_&lt;size&gt;</td>
<td></td>
</tr>
<tr>
<td>BUFFER_STORE_&lt;size&gt;</td>
<td></td>
</tr>
<tr>
<td>BUFFER_ATOMIC_&lt;op&gt;</td>
<td></td>
</tr>
<tr>
<td>BUFFER_ATOMIC_&lt;op&gt;_ x2</td>
<td></td>
</tr>
</tbody>
</table>

#### Table 29. Microcode Formats

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>4</td>
<td>MTBUF: Opcode for Typed buffer instructions. MUBUF: Opcode for Untyped buffer instructions.</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>VADDR</td>
<td>8</td>
<td>Address of VGPR to supply first component of address (offset or index). When both index and offset are used, index is in the first VGPR, offset in the second.</td>
</tr>
<tr>
<td>VDATA</td>
<td>8</td>
<td>Address of VGPR to supply first component of write data or receive first component of read-data.</td>
</tr>
<tr>
<td>SOFFSET</td>
<td>8</td>
<td>SGPR to supply unsigned byte offset. SGPR, M0, or inline constant.</td>
</tr>
<tr>
<td>SRSRC</td>
<td>5</td>
<td>Specifies which SGPR supplies V# (resource constant) in four consecutive SGPRs. This field is missing the two LSBs of the SGPR address, since this address is be aligned to a multiple of four SGPRs.</td>
</tr>
<tr>
<td>FORMAT</td>
<td>7</td>
<td>Data Format of data in memory buffer. See: Buffer Image format Table</td>
</tr>
<tr>
<td>OFFSET</td>
<td>12</td>
<td>Unsigned byte offset.</td>
</tr>
<tr>
<td>OFFEN</td>
<td>1</td>
<td>1 = Supply an offset from VGPR (VADDR). 0 = Do not (offset = 0).</td>
</tr>
<tr>
<td>IDXEN</td>
<td>1</td>
<td>1 = Supply an index from VGPR (VADDR). 0 = Do not (index = 0).</td>
</tr>
<tr>
<td>GLC</td>
<td>1</td>
<td>Globally Coherent. Controls how reads and writes are handled by the L0 texture cache.</td>
</tr>
</tbody>
</table>
|                |          | READ  
|                |          | GLC = 0 Reads can hit on the L0 and persist across wavefronts                                                                              |
|                |          | GLC = 1 Reads miss the L0 and force fetch to L2. No L0 persistence across waves.                                                            |
|                |          | WRITE 
|                |          | GLC = 0 Writes miss the L0, write through to L2, and persist in L0 across wavefronts.                                                       |
|                |          | GLC = 1 Writes miss the L0, write through to L2. No persistent across wavefronts.                                                            |
|                |          | ATOMIC 
<p>|                |          | GLC = 0 Previous data value is not returned. No L0 persistence across wavefronts.                                                             |
|                |          | GLC = 1 Previous data value is returned. No L0 persistence across wavefronts.                                                                |
|                |          | Note: GLC means “return pre-op value” for atomics.                                                                                           |
| DLC            | 1        | Device Level Coherent. When set, accesses are forced to miss in level 1                                                                     |
| SLC            | 1        | System Level Coherent. Used in conjunction with DLC to determine L2 cache policies.                                                         |</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TFE</td>
<td>1</td>
<td>Texel Fault Enable for PRT (partially resident textures). When set to 1 and fetch returns a NACK, status is written to the VGPR at DST+1 (first VGPR after all fetch-dest VGPRs).</td>
</tr>
<tr>
<td>LDS</td>
<td>1</td>
<td>MUBUF-ONLY: 0 = Return read-data to VGPRs. 1 = Return read-data to LDS instead of VGPRs.</td>
</tr>
</tbody>
</table>

8.1.3. VGPR Usage

VGPRs supply address and write-data; also, they can be the destination for return data (the other option is LDS).

Address

Zero, one or two VGPRs are used, depending of the offset-enable (OFFEN) and index-enable (IDXEN) in the instruction word, as shown in the table below:

<table>
<thead>
<tr>
<th>IDXEN</th>
<th>OFFEN</th>
<th>VGPRn</th>
<th>VGPRn+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>nothing</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>uint offset</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>uint index</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>uint index</td>
<td>uint offset</td>
</tr>
</tbody>
</table>

Write Data: N consecutive VGPRs, starting at VDATA. The data format specified in the instruction word (FORMAT for MTBUF, or encoded in the opcode field for MUBUF) and D16 setting determines how many Dwords to write.

Read Data: Same as writes. Data is returned to consecutive VGPRs.

Read Data Format: Read data is 32 or 16 bits, based on the data format in the instruction or resource and D16. Float or normalized data is returned as floats; integer formats are returned as integers (signed or unsigned, same type as the memory storage format). Memory reads of data in memory that is 32 or 64 bits do not undergo any format conversion unless they return as 16-bit due to D16 being set.

Atomics with Return: Data is read out of the VGPR(s) starting at VDATA to supply to the atomic operation. If the atomic returns a value to VGPRs, that data is returned to those same VGPRs starting at VDATA.

8.1.4. Buffer Data

The amount and type of data that is read or written is controlled by the following: the resource format field, destination-component-selects (dst_sel), and the opcode. FORMAT can come from
the resource, instruction fields, or the opcode itself. Dst_sel comes from the resource, but is ignored for many operations.

Table 31. Buffer Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Data Format</th>
<th>DST SEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>TBUFFER_LOAD_FORMAT_*</td>
<td>instruction</td>
<td>identity</td>
</tr>
<tr>
<td>TBUFFER_STORE_FORMAT_*</td>
<td>instruction</td>
<td>identity</td>
</tr>
<tr>
<td>BUFFER_LOAD_&lt;type&gt;</td>
<td>derived</td>
<td>identity</td>
</tr>
<tr>
<td>BUFFER_STORE_&lt;type&gt;</td>
<td>derived</td>
<td>identity</td>
</tr>
<tr>
<td>BUFFER_LOAD_FORMAT_*</td>
<td>resource</td>
<td>resource</td>
</tr>
<tr>
<td>BUFFER_STORE_FORMAT_*</td>
<td>resource</td>
<td>resource</td>
</tr>
<tr>
<td>BUFFER_ATOMIC_*</td>
<td>derived</td>
<td>identity</td>
</tr>
</tbody>
</table>

**Instruction**: The instruction’s format field is used instead of the resource’s fields.

**Data format derived**: The data format is derived from the opcode and ignores the resource definition. For example, buffer_load_ubyte sets the data-format to 8 to uint.

The resource’s data format must not be INVALID; that format has specific meaning (unbound resource), and for that case the data format is not replaced by the instruction’s implied data format.

**DST_SEL identity**: Depending on the number of components in the data-format, this is: X000, XY00, XYZ0, or XYZW.

The MTBUF derives the data format from the instruction. The MUBUF BUFFER_LOAD_FORMAT and BUFFER_STORE_FORMAT instructions use format from the resource; other MUBUF instructions derive data-format from the instruction itself.

**D16 Instructions**: Load-format and store-format instructions also come in a “d16” variant. For stores, each 32-bit VGPR holds two 16-bit data elements that are passed to the texture unit. This texture unit converts them to the texture format before writing to memory. For loads, data returned from the texture unit is converted to 16 bits, and a pair of data are stored in each 32-bit VGPR (LSBs first, then MSBs). Control over int vs. float is controlled by FORMAT.

### 8.1.5. Buffer Addressing

A buffer is a data structure in memory that is addressed with an **index** and an **offset**. The index points to a particular record of size **stride** bytes, and the offset is the byte-offset within the record. The **stride** comes from the resource, the index from a VGPR (or zero), and the offset from an SGPR or VGPR and also from the instruction itself.
### Table 32. BUFFER Instruction Fields for Addressing

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>inst_offset</td>
<td>12</td>
<td>Literal byte offset from the instruction.</td>
</tr>
<tr>
<td>inst_idxen</td>
<td>1</td>
<td>Boolean: get index from VGPR when true, or no index when false.</td>
</tr>
<tr>
<td>inst_offen</td>
<td>1</td>
<td>Boolean: get offset from VGPR when true, or no offset when false. Note that inst_offset is present, regardless of this bit.</td>
</tr>
</tbody>
</table>

The "element size" for a buffer instruction is the amount of data the instruction transfers, or the number of contiguous bytes of a record for a given index, and is fixed at 4 bytes.

### Table 33. V# Buffer Resource Constant Fields for Addressing

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>const_base</td>
<td>48</td>
<td>Base address, in bytes, of the buffer resource.</td>
</tr>
<tr>
<td>const_stride</td>
<td>14</td>
<td>Stride of the record in bytes (0 to 16,383 bytes, or 0 to 262,143 bytes).</td>
</tr>
<tr>
<td>const_num_records</td>
<td>32</td>
<td>Number of records in the buffer. In units of: Bytes if: const_stride == 0</td>
</tr>
<tr>
<td>const_add_tid_enable</td>
<td>1</td>
<td>Boolean. Add thread_ID within the wavefront to the index when true.</td>
</tr>
<tr>
<td>const_swizzle_enable</td>
<td>1</td>
<td>Boolean. Indicates that the surface is swizzled when true.</td>
</tr>
<tr>
<td>const_index_stride</td>
<td>2</td>
<td>Used only when const_swizzle_en = true. Number of contiguous indices for a single element (of element_size) before switching to the next element. There are 8, 16, 32, or 64 indices.</td>
</tr>
</tbody>
</table>

### Table 34. Address Components from GPRs

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SGPR_offset</td>
<td>32</td>
<td>An unsigned byte-offset to the address. Comes from an SGPR or M0.</td>
</tr>
<tr>
<td>VGPR_offset</td>
<td>32</td>
<td>An optional unsigned byte-offset. It is per-thread, and comes from a VGPR.</td>
</tr>
<tr>
<td>VGPR_index</td>
<td>32</td>
<td>An optional index value. It is per-thread and comes from a VGPR.</td>
</tr>
</tbody>
</table>

The final buffer memory address is composed of three parts:
• the base address from the buffer resource (V#),
• the offset from the SGPR, and
• a buffer-offset that is calculated differently, depending on whether the buffer is linearly addressed (a simple Array-of-Structures calculation) or is swizzled.

Address Calculation for a Linear Buffer

\[
\text{ADDRESS} = \text{const\_base} + \text{sgpr\_offset} + \text{buffer\_offset}
\]

\[
\text{Buffer\_Offset} = \text{inst\_offset} + \text{vgpr\_offset} + \text{const\_stride} \times (\text{vgpr\_index} + \text{ThreadID})
\]

Full equations:
\[
\text{Index} = (\text{inst\_idxen} \land \text{vgpr\_index} : 0) + (\text{const\_add\_tid\_enable} \land \text{thread\_id}[5:0] : 0)
\]
\[
\text{Offset} = (\text{inst\_offen} \land \text{vgpr\_offset} : 0) + \text{inst\_offset}
\]

Figure 8. Address Calculation for a Linear Buffer

Range Checking

Range checking determines if a given buffer memory address is in-range (valid) or out of range. When an address is out of range, writes are ignored (dropped) and reads return zero. Range checking is controlled by a 2-bit field in the buffer resource: OOB_SELECT (Out of Bounds select).

Table 35. Buffer Out Of Bounds Selection

<table>
<thead>
<tr>
<th>OOB SELECT</th>
<th>Out of Bounds Check</th>
<th>Description or use</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>(index &gt;= NumRecords)</td>
<td>(offset &gt;= stride)</td>
</tr>
<tr>
<td>1</td>
<td>(index &gt;= NumRecords)</td>
<td>Raw buffers</td>
</tr>
<tr>
<td>2</td>
<td>(NumRecords == 0)</td>
<td>do not check bounds</td>
</tr>
</tbody>
</table>
### Out of Bounds Check

#### Description or use

3

**Bounds check:**

```c
if (swizzle_en & const_stride != 0x0)
    OOB = (index >= NumRecords() || (offset+payload > stride))
else
    OOB = (offset+payload > NumRecords)
```

Where “payload” is the number of dwords the instruction transfers.

### Notes:

1. Reads that go out-of-range return zero (except for components with V#.dst_sel = SEL_1 that return 1).
2. Writes that are out-of-range do not write anything.
3. Load/store-format-* instruction and atomics are range-checked “all or nothing” - either entirely in or out.
4. Load/store-Dword-x{2,3,4} and range-check per component.

### Swizzled Buffer Addressing

Swizzled addressing rearranges the data in the buffer which may improve performance for arrays of structures. Swizzled addressing also requires Dword-aligned accesses. The buffer’s STRIDE must be a multiple of element_size.

```
Index = (inst_idxen ? vgpr_index : 0) +
       (const_add_tid_enable ? thread_id[5:0] : 0)
Offset = (inst_offen ? vgpr_offset : 0) + inst_offset

index_msb = index / const_index_stride
index_lsb = index % const_index_stride
offset_msb = offset / element_size
offset_lsb = offset % element_size

buffer_offset = (index_msb * const_stride + offset_msb *
                element_size) * const_index_stride + index_lsb *
                element_size + offset_lsb

Final Address = const_base + sgpr_offset + buffer_offset
```

Remember that the "sgpr_offset" is not a part of the "offset" term in the above equations.
**Proposed Use Cases for Swizzled Addressing**

Here are few proposed uses of swizzled addressing in common graphics buffers.

*Table 36. Swizzled Buffer Use Cases*
8.1.6. 16-bit Memory Operations

The D16 buffer instructions allow a kernel to load or store just 16 bits per work item between VGPRs and memory. There are two variants of these instructions:

- D16 loads data into or stores data from the lower 16 bits of a VGPR.
- D16_HI loads data into or stores data from the upper 16 bits of a VGPR.

For example, BUFFER_LOAD_UBYTE_D16 reads a byte per work-item from memory, converts it to a 16-bit integer, then loads it into the lower 16 bits of the data VGPR.

8.1.7. Alignment

Formatted ops such as BUFFER_LOAD_FORMAT_* must always be aligned to element_size.

For Dword or larger reads or writes of non-formatted ops (such as BUFFER_LOAD_DWORD), the two LSBs of the byte-address are ignored, thus forcing Dword alignment.

Memory alignment enforcement for non-formatted ops is controlled by a configuration register: SH_MEM_CONFIG.alignment_mode.

- DWORD: Automatic alignment to multiple of the smaller of element size or a dword.
- DWORD_STRICT: Require alignment to multiple of the smaller of element size or a dword.
- STRICT: Require alignment to multiple of element size.
- UNALIGNED: No alignment requirements.

8.1.8. Buffer Resource

The buffer resource describes the location of a buffer in memory and the format of the data in the buffer. It is specified in four consecutive SGPRs (four aligned SGPRs) and sent to the
texture cache with each buffer instruction.

The table below details the fields that make up the buffer resource descriptor.

Table 37. Buffer Resource Descriptor

<table>
<thead>
<tr>
<th>Bits</th>
<th>Size</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>47:0</td>
<td>48</td>
<td>Base address</td>
<td>Byte address.</td>
</tr>
<tr>
<td>61:48</td>
<td>14</td>
<td>Stride</td>
<td>Bytes 0 to 16383</td>
</tr>
<tr>
<td>62</td>
<td>1</td>
<td>Cache swizzle</td>
<td>Buffer access. Optionally, swizzle texture cache TC L0 cache banks.</td>
</tr>
<tr>
<td>63</td>
<td>1</td>
<td>Swizzle enable</td>
<td>Swizzle AOS according to stride, index_stride, and element_size, else linear (stride * index + offset).</td>
</tr>
<tr>
<td>95:64</td>
<td>32</td>
<td>Num_records</td>
<td>In units of stride if (stride &gt;=1), else in bytes.</td>
</tr>
<tr>
<td>98:96</td>
<td>3</td>
<td>Dst_sel_x</td>
<td>Destination channel select: 0=0, 1=1, 4=R, 5=G, 6=B, 7=A</td>
</tr>
<tr>
<td>101:99</td>
<td>3</td>
<td>Dst_sel_y</td>
<td></td>
</tr>
<tr>
<td>104:102</td>
<td>3</td>
<td>Dst_sel_z</td>
<td></td>
</tr>
<tr>
<td>107:105</td>
<td>3</td>
<td>Dst_sel_w</td>
<td></td>
</tr>
<tr>
<td>114:108</td>
<td>7</td>
<td>Format</td>
<td>Memory data type.</td>
</tr>
<tr>
<td>118:117</td>
<td>2</td>
<td>Index stride</td>
<td>0:8, 1:16, 2:32, or 3:64. Used for swizzled buffer addressing.</td>
</tr>
<tr>
<td>119</td>
<td>1</td>
<td>Add tid enable</td>
<td>Add thread ID to the index for to calculate the address.</td>
</tr>
<tr>
<td>120</td>
<td>1</td>
<td>Resource Level</td>
<td>Set to 1.</td>
</tr>
<tr>
<td>125:124</td>
<td>2</td>
<td>OOB_SELECT</td>
<td>Out of bounds select.</td>
</tr>
<tr>
<td>127:126</td>
<td>2</td>
<td>Type</td>
<td>Value == 0 for buffer. Overlaps upper two bits of four-bit TYPE field in 128-bit V# resource.</td>
</tr>
</tbody>
</table>

A resource set to all zeros acts as an unbound texture or buffer (return 0,0,0,0).

8.1.9. Memory Buffer Load to LDS

The MUBUF instruction format allows reading data from a memory buffer directly into LDS without passing through VGPRs. This is supported for the following subset of MUBUF instructions.

- BUFFER_LOAD_{ubyte, sbyte, ushort, sshort, dword, format_x}.
- It is illegal to set the instruction's TFE bit for loads to LDS.

LDS_offset = 16-bit unsigned byte offset from M0[15:0].
Mem_offset = 32-bit unsigned byte offset from an SGPR (the SOFFSET SGPR).
idx_vgpr = index value from a VGPR (located at VADDR). (Zero if idxen=0.)
off_vgpr = offset value from a VGPR (located at VADDR or VADDR+1). (Zero if offen=0.)
The figure below shows the components of the LDS and memory address calculation:

\[
\text{LDS\_ADDR} = \text{LDSbase} + \text{LDS\_offset} + \text{inst\_offset} + (\text{TIDinWave} \times 4) \\
\text{MEM\_ADDR} = \text{Base} + \text{mem\_offset} + \text{inst\_offset} + \text{off\_vgpr} + \text{stride} \times (\text{idx\_vgpr} + \text{TIDinWave})
\]

TIDinWave is only added if the resource (V#) has the ADD_TID_ENABLE field set to 1, whereas LDS adds it. The MEM_ADDR M# is in the VDATA field; it specifies M0.

**Clamping Rules**

Memory address clamping follows the same rules as any other buffer fetch. LDS address clamping: the return data cannot be written outside the LDS space allocated to this wave.

- Set the active-mask to limit buffer reads to those threads that return data to a legal LDS location.
- The LDSbase (alloc) is in units of 32 Dwords, as is LDSsize.
- M0[15:0] is in bytes.

### 8.1.10. GLC, DLC and SLC Bits Explained

**GLC**

The GLC bit means different things for loads, stores, and atomic ops.

**GLC Meaning for Loads**

- For GLC==0
  - The load can read data from the GPU L0.
  - Typically, all loads (except load-acquire) use GLC==0.
- For GLC==1
  - The load intentionally misses the GPU L0 and reads from L2. If there was a line in the GPU L0 that matched, it is invalidated; L2 is reread.
  - NOTE: L2 is not re-read for every work-item in the same wave-front for a single load instruction. For example: b=uav[N+tid] // assume this is a byte read w/ glc==1 and N is aligned to 64B In the above op, the first Tid of the wavefront brings in the line from L2 or beyond, and all 63 of the other Tids read from same cache line in the L0.
**GLC Meaning for Stores**

For both GLC==0 and GLC==1, write data are combined across work-items of the wavefront store clause which can contain multiple store ops; dirtied lines are written to the L2 cache automatically and invalidated.

**Atomics**

- For GLC == 0 No return data (this is "write-only" atomic op).
- For GLC == 1 Returns previous value in memory (before the atomic operation).

**DLC and SLC**

The Device Level Coherent bit (DLC) and System Level Coherent (SLC) bits control the behavior of the second and third level caches.

<table>
<thead>
<tr>
<th>SLC</th>
<th>DLC</th>
<th>L2 Cache</th>
<th>L1 Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>LRU</td>
<td>Hit LRU - reads can hit on previous data</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>LRU</td>
<td>Miss Evict - reads miss</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Stream</td>
<td>Hit LRU</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Hit No Allocate</td>
<td>Miss Evict</td>
</tr>
</tbody>
</table>

**Table 39. Vector Store & Atomic Operations**

<table>
<thead>
<tr>
<th>SLC</th>
<th>DLC</th>
<th>L2 Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>LRU</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Bypass</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Stream - Hit leaves line in cache but do not reset age.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Hit No Allocate</td>
</tr>
</tbody>
</table>

For stores and atomics, the L1 cache is bypassed (but is coherent). For stores the L0 cache is always Miss-Evict.

**8.2. Vector Memory (VM) Image Instructions**

Vector Memory (VM) operations transfer data between the VGPRs and memory through the texture cache (TC). Vector means the transfer of one or more pieces of data uniquely for every work-item in the wavefront. This is in contrast to scalar memory reads, which transfer only one value that is shared by all work-items in the wavefront.

Examples of image objects are texture maps and typed surfaces.
Image objects are accessed using from one to four dimensional addresses; they are composed of homogeneous data of one to four elements. These image objects are read from, or written to, using IMAGE_* or SAMPLE_* instructions, all of which use the MIMG instruction format. IMAGE_LOAD instructions read an element from the image buffer directly into VGPRS, and SAMPLE instructions use sampler constants (S#) and apply filtering to the data after it is read. IMAGE_ATOMIC instructions combine data from VGPRs with data already in memory, and optionally return the value that was in memory before the operation.

All VM operations use an image resource constant (T#) that is a 128-bit or 256-bit value in SGPRs. This constant is sent to the texture cache when the instruction is executed. This constant defines the address, data format, and characteristics of the surface in memory. Some image instructions also use a sampler constant that is a 128-bit constant in SGPRs. Typically, these constants are fetched from memory using scalar memory reads prior to executing VM instructions, but these constants can also be generated within the shader.

Texture fetch instructions have a data mask (DMASK) field. DMASK specifies how many data components it receives. If DMASK is less than the number of components in the texture, the texture unit only sends DMASK components, starting with R, then G, B, and A. If DMASK specifies more than the texture format specifies, the shader receives data based on T#.dst_sel for the missing components.

### 8.2.1. Image Instructions

This section describes the image instruction set, and the microcode fields available to those instructions.

<table>
<thead>
<tr>
<th>MIMG</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAMPLE_*</td>
<td>Read and filter data from an image object.</td>
</tr>
<tr>
<td>GATHER_*</td>
<td>Read up to four texels where each texel contains a single component of an image object data format. <em>It takes 4 instructions to read RGBA.</em></td>
</tr>
<tr>
<td>IMAGE_LOAD_&lt;op&gt;</td>
<td>Read data from an image object using one of the following: image_load, image_load_mip, image_load_(pck, pck_sgn, mip_pck, mip_pck_sgn).</td>
</tr>
<tr>
<td>IMAGE_STORE</td>
<td>Store data to an image object using one of the following: image_store, image_store_mip, image_store_pck, image_store_mip_pck.</td>
</tr>
<tr>
<td>IMAGE_ATOMIC_&lt;op&gt;</td>
<td>Image atomic operation, which is one of the following: swap, cmpswap, add, sub, umin, smin, umax, smax, and, or, xor, inc, dec, fcmpswap, fmin, fmax.</td>
</tr>
<tr>
<td>GET_RESINFO</td>
<td>Return resource information</td>
</tr>
</tbody>
</table>
### Table 41. Instruction Fields

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>8</td>
<td>Opcode. <em>Formed by joining the OPM and OP fields together.</em></td>
</tr>
<tr>
<td>NSA</td>
<td>2</td>
<td>Number of additional dwords of instruction: 0 - 3. 0 = instruction is 2 dwords in total; 3 = instruction is 5 dwords in total. Values other than zero imply the &quot;MIMG-NSA&quot; usage of addressing VGPRs.</td>
</tr>
<tr>
<td>VADDR</td>
<td>8</td>
<td>Address of VGPR to supply first component of address.</td>
</tr>
<tr>
<td>ADDR1 - ADDR12</td>
<td>8</td>
<td>12 additional VGPR address fields, used by the MIMG-NSA format. (VADDR acts as ADDR0).</td>
</tr>
<tr>
<td>VDATA</td>
<td>8</td>
<td>Address of VGPR to supply first component of write data or receive first component of read-data.</td>
</tr>
<tr>
<td>SSAMP</td>
<td>5</td>
<td>SGPR to supply S# (sampler constant) in four consecutive SGPRs. Missing two LSBs of SGPR-address since it is aligned to a multiple of four SGPRs.</td>
</tr>
<tr>
<td>SRSRC</td>
<td>5</td>
<td>SGPR to supply T# (resource constant) in four or eight consecutive SGPRs. Missing two LSBs of SGPR-address since it is aligned to a multiple of four SGPRs.</td>
</tr>
<tr>
<td>UNRM</td>
<td>1</td>
<td>Force address to be un-normalized regardless of T#. Set to 1 for image loads, stores and atomics.</td>
</tr>
<tr>
<td>R128</td>
<td>1</td>
<td>Texture buffer resource size: 0 = 256 bits, 1 = 128 bits.</td>
</tr>
<tr>
<td>DIM</td>
<td>3</td>
<td>Specifies the dimension of the surface: 0: 1D, 1: 2D, 2: 3D, 3: Cube, 4: 1D-array, 5: 2D-array, 6: 2D-msaa, 7: 2D-msaa-array</td>
</tr>
<tr>
<td>DMASK</td>
<td>4</td>
<td>Data VGPR enable mask: one to four consecutive VGPRs. Reads: defines which components are returned. DMASK[0] = red, DMASK[1] = green, DMASK[2] = blue, DMASK[3] = alpha For example: dst_sel=unity, DMASK=0110 writes green to VGPRn and blue to VGPRn+1. D16 packs two components into one VGPR, so the example above would return 1 VGPR with green in VGPRn[15:0] and blue into VGPRn[31:16]. Writes: defines which components are written with data from VGPRs (missing components get 0). Enabled components come from consecutive VGPRs. For example: DMASK=1001: Red is in VGPRn and alpha in VGPRn+1. For D16 writes, two components' data are packed into one VGPR, so for this example Red ata comes from VGPRn[15:0] and alpha data from VGPRn[31:16].</td>
</tr>
</tbody>
</table>

---

**RDNA 2** Instruction Set Architecture

8.2. Vector Memory (VM) Image Instructions

69 of 283
<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GLC</td>
<td>1</td>
<td>Globally Coherent. Controls how reads and writes are handled by the L0 texture cache. <strong>READ:</strong> GLC = 0 Reads can hit on the L0 and persist across waves. GLC = 1 Reads miss the L0 and force fetch to L2. No L0 persistence across waves. <strong>WRITE:</strong> GLC = 0 Writes miss the L0, write through to L2, and persist in L0 across wavefronts. GLC = 1 Writes miss the L0, write through to L2. No persistence across wavefronts. <strong>ATOMIC:</strong> GLC = 0 Previous data value is not returned. No L0 persistence across wavefronts. GLC = 1 Previous data value is returned. No L0 persistence across wavefronts.</td>
</tr>
<tr>
<td>DLC</td>
<td>1</td>
<td>Device Level Coherent. When set, accesses are forced to miss in level 1 texture cache.</td>
</tr>
<tr>
<td>SLC</td>
<td>1</td>
<td>System Level Coherent. Used in conjunction with DLC to determine L2 cache policies.</td>
</tr>
<tr>
<td>TFE</td>
<td>1</td>
<td>Texel Fault Enable for PRT (partially resident textures). When set to 1 and fetch returns a NACK, status is written to the VGPR at DST+1 (first VGPR after all fetch-dest VGPRs).</td>
</tr>
<tr>
<td>LWE</td>
<td>1</td>
<td>LOD Warning Enable. When set to 1, a texture fetch may return &quot;LOD_CLAMPED = 1&quot;.</td>
</tr>
<tr>
<td>A16</td>
<td>1</td>
<td>When set, all address components are 16-bit UINT for image ops without sampler; 16-bit float for image ops with sampler. Address components are packed two per VGPR except for texel offset where one VGPR contains three 6bit uint offsets. PCF reference (for _C instructions) ignores this field and is 32bit.</td>
</tr>
<tr>
<td>D16</td>
<td>1</td>
<td>VGPR-Data-16bit. On loads, convert data in memory to 16-bit format before storing it in VGPRs (2 16bit values per VGPR). For stores, convert 16-bit data in VGPRs to memory data format before writing to memory. Whether the data is treated as float or int is decided by format. Allowed only with these opcodes: IMAGE_SAMPLE* IMAGE_GATHER4* IMAGE_LOAD IMAGE_LOAD_MIP IMAGE_STORE IMAGE_STORE_MIP</td>
</tr>
</tbody>
</table>

### 8.2.2. Image Non-Sequential Address (NSA)

To avoid having many move instructions to pack image address VGPRs together, MIMG supports a “Non Sequential Address” version of the instruction where the VGPR of every address component is uniquely defined. **Data components are still packed.** This new format creates a larger instruction word, which can be up to 5 dwords long. The first address goes in the VADDR field, and subsequent addresses go into ADDR1-12. The 3 dword form of the instruction can supply up to 5 addresses; the 4 dword form 9 addresses and the 5 dword form 13 addresses which is the maximum any texture instruction can require.

When using 16-bit addresses, each VGPR holds a pair of addresses and these cannot be located in different VGPRs.
8.2.3. Image Opcodes with No Sampler

For image opcodes with no sampler, allVGPR address values are taken as uint. For cubemaps, face_id = slice * 6 + face.

The table below shows the contents of address VGPRs for the various image opcodes.

<table>
<thead>
<tr>
<th>Image Opcode (Resource w/o Sampler)</th>
<th>Acnt</th>
<th>dim</th>
<th>VGPRn</th>
<th>VGPRn+1</th>
<th>VGPRn+2</th>
<th>VGPRn+3</th>
</tr>
</thead>
<tbody>
<tr>
<td>get_resinfo</td>
<td>0</td>
<td>Any</td>
<td>mipid</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>load / store / atomics</td>
<td>0</td>
<td>1D</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1D Array</td>
<td>x</td>
<td>slice</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D MSAA</td>
<td>x</td>
<td>y</td>
<td>fragid</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D Array MSAA</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td>fragid</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>3D</td>
<td>x</td>
<td>y</td>
<td>z</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td></td>
</tr>
<tr>
<td>load_mip / store_mip</td>
<td>1</td>
<td>1D</td>
<td>x</td>
<td>mipid</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1D Array</td>
<td>x</td>
<td>slice</td>
<td>mipid</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td>mipid</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td>mipid</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>3D</td>
<td>x</td>
<td>y</td>
<td>z</td>
<td>mipid</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td>mipid</td>
</tr>
</tbody>
</table>

8.2.4. Image Opcodes with a Sampler

For image opcodes with a sampler, all VGPR address values are taken as float. For cubemaps, face_id = slice * 8 + face.

Certain sample and gather opcodes require additional values from VGPRs beyond what is shown. These values are: offset, bias, z-compare, and gradients.

<p>| Table 43. Image Opcodes with Sampler |</p>
<table>
<thead>
<tr>
<th>Image Opcode (w/ Sampler)</th>
<th>Acnt</th>
<th>dim</th>
<th>VGPRn</th>
<th>VGPRn+1</th>
<th>VGPRn+2</th>
<th>VGPRn+3</th>
</tr>
</thead>
<tbody>
<tr>
<td>sample</td>
<td>0</td>
<td>1D</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1D Array</td>
<td>x</td>
<td>slice</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D interlaced</td>
<td>x</td>
<td>y</td>
<td>field</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>3D</td>
<td>x</td>
<td>y</td>
<td>z</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td></td>
</tr>
<tr>
<td>sample_l</td>
<td>1</td>
<td>1D</td>
<td>x</td>
<td>lod</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1D Array</td>
<td>x</td>
<td>slice</td>
<td>lod</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td>lod</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D interlaced</td>
<td>x</td>
<td>y</td>
<td>field</td>
<td>lod</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td>lod</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>3D</td>
<td>x</td>
<td>y</td>
<td>z</td>
<td>lod</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td>lod</td>
</tr>
<tr>
<td>sample_cl</td>
<td>1</td>
<td>1D</td>
<td>x</td>
<td>clamp</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>1D Array</td>
<td>x</td>
<td>slice</td>
<td>clamp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td>clamp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D interlaced</td>
<td>x</td>
<td>y</td>
<td>field</td>
<td>clamp</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td>clamp</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>3D</td>
<td>x</td>
<td>y</td>
<td>z</td>
<td>clamp</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td>clamp</td>
</tr>
<tr>
<td>gather4</td>
<td>1</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D interlaced</td>
<td>x</td>
<td>y</td>
<td>field</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td></td>
</tr>
<tr>
<td>gather4_l</td>
<td>2</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td>lod</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D interlaced</td>
<td>x</td>
<td>y</td>
<td>field</td>
<td>lod</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td>lod</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td>lod</td>
</tr>
<tr>
<td>gather4_cl</td>
<td>2</td>
<td>2D</td>
<td>x</td>
<td>y</td>
<td>clamp</td>
<td></td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D interlaced</td>
<td>x</td>
<td>y</td>
<td>field</td>
<td>clamp</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>2D Array</td>
<td>x</td>
<td>y</td>
<td>slice</td>
<td>clamp</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>Cube</td>
<td>x</td>
<td>y</td>
<td>face_id</td>
<td>clamp</td>
</tr>
</tbody>
</table>
1. Sample includes sample, sample_d, sample_b, sample_lz, sample_c, sample_c_d, sample_c_b, sample_c_lz, and getlod.
2. Sample_l includes sample_l and sample_c_l.
3. Sample_cl includes sample_cl, sample_d_cl, sample_b_cl, sample_c_cl, sample_c_d_cl, and sample_c_b_cl.
4. Gather4 includes gather4, gather4_lz, gather4_c, and gather4_c_lz.

The table below lists and briefly describes the legal suffixes for image instructions:

<table>
<thead>
<tr>
<th>Suffix</th>
<th>Meaning</th>
<th>Extra Addresses</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>_L</td>
<td>LOD</td>
<td>-</td>
<td>LOD is used instead of computed LOD.</td>
</tr>
<tr>
<td>_B</td>
<td>LOD BIAS</td>
<td>1: lod bias</td>
<td>Add this BIAS to the LOD computed.</td>
</tr>
<tr>
<td>_CL</td>
<td>LOD CLAMP</td>
<td>-</td>
<td>Clamp the computed LOD to be no larger than this value.</td>
</tr>
<tr>
<td>_D</td>
<td>Derivative</td>
<td>2,4 or 6: slopes</td>
<td>Send dx/dv, dx/dy, etc. slopes to be used in LOD computation.</td>
</tr>
<tr>
<td>_LZ</td>
<td>Level 0</td>
<td>-</td>
<td>Force use of MIP level 0.</td>
</tr>
<tr>
<td>_C</td>
<td>PCF</td>
<td>1: z-comp</td>
<td>Percentage closer filtering.</td>
</tr>
<tr>
<td>_O</td>
<td>Offset</td>
<td>1: offsets</td>
<td>Send X, Y, Z integer offsets (packed into 1 Dword) to offset XYZ address.</td>
</tr>
</tbody>
</table>

8.2.5. VGPR Usage

Address: The address consists of up to four parts:

{ offset } { bias } { z-compare } { derivative } { body }

These are all packed into consecutive VGPRs.

- Offset: SAMPLE*O*, GATHER*O*
  One Dword of offset_xyz. The offsets are six-bit signed integers: X=[5:0], Y=[13:8], and Z=[21:16].
- Bias: SAMPLE*B*, GATHER*B*. One Dword float.
- Z-compare: SAMPLE*C*, GATHER*C*. One Dword.
- Derivatives (sample_d): 2, 4, or 6 Dwords, packed one Dword per derivative as:

<table>
<thead>
<tr>
<th>Image Dim</th>
<th>Vgpr N</th>
<th>N+1</th>
<th>N+2</th>
<th>N+3</th>
<th>N+4</th>
<th>N+5</th>
</tr>
</thead>
<tbody>
<tr>
<td>1D</td>
<td>DX/DH</td>
<td>DX/DV</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2D</td>
<td>DX/DH</td>
<td>DY/DH</td>
<td>DX/DV</td>
<td>DY/DV</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>3D</td>
<td>DX/DH</td>
<td>DY/DH</td>
<td>DZ/DH</td>
<td>DX/DV</td>
<td>DY/DV</td>
<td>DZ/DV</td>
</tr>
</tbody>
</table>
- **Body:** One to four Dwords, as defined by the table: [Image Opcodes with Sampler] Address components are X,Y,Z,W with X in VGPR_M, Y in VGPR_M+1, etc. The number of components in "body" is the value of the ACNT field in the table, plus one.

- **Data:** Written from, or returned to, one to four consecutive VGPRs. The amount of data read or written is determined by the DMASK field of the instruction.

- **Reads:** DMASK specifies which elements of the resource are returned to consecutive VGPRs. The texture system reads data from memory and based on the data format expands it to a canonical RGBA form, filling in zero or one for missing components. Then, DMASK is applied, and only those components selected are returned to the shader.

- **Writes:** When writing an image object, it is only possible to write an entire element (all components), not just individual components. The components come from consecutive VGPRs, and the texture system fills in the value zero for any missing components of the image's data format; it ignores any values that are not part of the stored data format. For example, if the DMASK=1001, the shader sends Red from VGPR_N, and Alpha from VGPR_N+1, to the texture unit. If the image object is RGB, the texel is overwritten with Red from the VGPR_N, Green and Blue set to zero, and Alpha from the shader ignored.

- **Atomics:** Image atomic operations are supported only on 32- and 64-bit-per pixel surfaces. The surface data format is specified in the resource constant. Atomic operations treat the element as a single component of 32- or 64-bits. For atomic operations, DMASK is set to the number of VGPRs (Dwords) to send to the texture unit. DMASK legal values for atomic image operations: no other values of DMASK are legal.
  0x1 = 32-bit atomics except cmpswap.
  0x3 = 32-bit atomic cmpswap.
  0x3 = 64-bit atomics except cmpswap.
  0xf = 64-bit atomic cmpswap.

- **Atomics with Return:** Data is read out of the VGPR(s), starting at VDATA, to supply to the atomic operation. If the atomic returns a value to VGPRs, that data is returned to those same VGPRs starting at VDATA.

### D16 Instructions

Load-format and store-format instructions also come in a "d16" variant. For stores, each 32-bit VGPR holds two 16-bit data elements that are passed to the texture unit. The texture unit converts them to the texture format before writing to memory. For loads, data returned from the texture unit is converted to 16 bits, and a pair of data are stored in each 32-bit VGPR (LSBs first, then MSBs). The DMASK bit represents individual 16-bit elements; so, when DMASK=0011 for an image-load, two 16-bit components are loaded into a single 32-bit VGPR.

### A16 Instructions

The **A16** instruction bit indicates that the address components are 16 bits instead of the usual 32 bits. Components are packed such that the first address component goes into the low 16 bits ([15:0]), and the next into the high 16 bits ([31:16]).
8.2.6. Image Resource

The image resource (also referred to as T#) defines the location of the image buffer in memory, its dimensions, tiling, and data format. These resources are stored in four or eight consecutive SGPRs and are read by MIMG instructions. All undefined or reserved bit must be set to zero unless otherwise specified.

### Table 45. Image Resource Definition

<table>
<thead>
<tr>
<th>Bits</th>
<th>Size</th>
<th>Name</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>39:0</td>
<td>40</td>
<td>base address</td>
<td>256-byte aligned (represents bits 47:8). Also used for fmask-ptr.</td>
</tr>
<tr>
<td>51:40</td>
<td>12</td>
<td>min lod</td>
<td>4.8 (four uint bits, eight fraction bits) format.</td>
</tr>
<tr>
<td>60:52</td>
<td>9</td>
<td>format</td>
<td>Memory Data format</td>
</tr>
<tr>
<td>77:62</td>
<td>16</td>
<td>width</td>
<td>width-1 of mip 0 in texels (2 MSBs must be set to zero)</td>
</tr>
<tr>
<td>93:78</td>
<td>16</td>
<td>height</td>
<td>height-1 of mip 0 in texels (2 MSBs must be set to zero)</td>
</tr>
<tr>
<td>95</td>
<td>1</td>
<td>Resource level</td>
<td>Set to 1.</td>
</tr>
<tr>
<td>98:96</td>
<td>3</td>
<td>dst_sel_x</td>
<td>0 = 0, 1 = 1, 4 = R, 5 = G, 6 = B, 7 = A.</td>
</tr>
<tr>
<td>101:99</td>
<td>3</td>
<td>dst_sel_y</td>
<td></td>
</tr>
<tr>
<td>104:102</td>
<td>3</td>
<td>dst_sel_z</td>
<td></td>
</tr>
<tr>
<td>107:105</td>
<td>3</td>
<td>dst_sel_w</td>
<td></td>
</tr>
<tr>
<td>111:108</td>
<td>4</td>
<td>base level</td>
<td>largest mip level in the resource view. For MSAA, this should be set to 0</td>
</tr>
<tr>
<td>115:112</td>
<td>4</td>
<td>last level</td>
<td>smallest mip level in resource view. For MSAA, holds log2(number of samples).</td>
</tr>
<tr>
<td>120:116</td>
<td>5</td>
<td>SW mode</td>
<td>swizzling (tiling) mode</td>
</tr>
<tr>
<td>123:121</td>
<td>3</td>
<td>BC Swizzle</td>
<td>Specifies channel ordering for border color data independent of the T# dst_sel_*s. Internal xyzw channels get the following border color channels as stored in memory. 0=xyzw, 1=xwyz, 2=wzyx, 3=wxyz, 4=zyxw, 5=xyzw</td>
</tr>
<tr>
<td>127:124</td>
<td>4</td>
<td>type</td>
<td>0 = buf, 8 = 1d, 9 = 2d, 10 = 3d, 11 = cube, 12 = 1d-array, 13 = 2d-array, 14 = 2d-msaa, 15 = 2d-msaa-array. 1-7 are reserved.</td>
</tr>
</tbody>
</table>

### 256-bit Resource: 1d-array, 2d-array, 3d, cubemap, MSAA

<table>
<thead>
<tr>
<th>Bits</th>
<th>Size</th>
<th>Name</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>140:128</td>
<td>13</td>
<td>depth</td>
<td>Depth-1 of Mip0 for a 3D map; last array slice for a 2D-array or 1D-array or cube-map.</td>
</tr>
<tr>
<td>141</td>
<td>1</td>
<td>Pitch[13]</td>
<td>(pitch-1)[13] of mip0 for 1D, 2D and 2D-MSAA.</td>
</tr>
<tr>
<td>156:144</td>
<td>13</td>
<td>base array</td>
<td>First slice in array of the resource view.</td>
</tr>
</tbody>
</table>
### Table 46. Image Sampler Definition

The sampler resource (also referred to as S#) defines what operations to perform on texture map data read by `sample` instructions. These are primarily address clamping and filter options. Sampler resources are defined in four consecutive SGPRs and are supplied to the texture cache with every sample instruction.

8.2.7. Image Sampler
<table>
<thead>
<tr>
<th>Bits</th>
<th>Size</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2:0</td>
<td>3</td>
<td>clamp x</td>
<td>Clamp/wrap mode: 0: Wrap 1: Mirror</td>
</tr>
<tr>
<td>5:3</td>
<td>3</td>
<td>clamp y</td>
<td>2: ClampLastTexel 3: MirrorOnceLastTexel 4: ClampHalfBorder</td>
</tr>
<tr>
<td>8:6</td>
<td>3</td>
<td>clamp z</td>
<td>5: MirrorOnceHalfBorder 6: ClampBorder 7: MirrorOnceBorder</td>
</tr>
<tr>
<td>11:9</td>
<td>3</td>
<td>max aniso ratio</td>
<td>0 = 1:1 1 = 2:1 2 = 4:1 3 = 8:1 4 = 16:1</td>
</tr>
<tr>
<td>14:12</td>
<td>3</td>
<td>depth compare func</td>
<td>0: Never 1: Less 2: Equal 3: Less than or equal 4: Greater 5: Not equal 6: Greater than or equal 7: Always</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>force unnormalized</td>
<td>Force address cords to be unorm: 0 = address coordinates are normalized, in [0,1); 1 = address coordinates are unnormalized:[0,dim).</td>
</tr>
<tr>
<td>18:16</td>
<td>3</td>
<td>aniso threshold</td>
<td>threshold under which floor(aniso ratio) determines number of samples and step size</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>mc coord trunc</td>
<td>enables bilinear blend fraction truncation to 1 bit for motion compensation</td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>force degamma</td>
<td>force format to srgb if data_format allows</td>
</tr>
<tr>
<td>26:21</td>
<td>6</td>
<td>aniso bias</td>
<td>6 bits, in u1.5 format.</td>
</tr>
<tr>
<td>27</td>
<td>1</td>
<td>trunc coord</td>
<td>selects texel coordinate rounding or truncation.</td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>disable cube wrap</td>
<td>disables seamless DX10 cubemaps, allows cubemaps to clamp according to clamp_x and clamp_y fields</td>
</tr>
<tr>
<td>30:29</td>
<td>2</td>
<td>filter_mode</td>
<td>0 = Blend (lerp); 1 = min, 2 = max.</td>
</tr>
<tr>
<td>31</td>
<td>1</td>
<td>skip degamma</td>
<td>disabled degamma (sRGB → Linear) conversion.</td>
</tr>
<tr>
<td>43:32</td>
<td>12</td>
<td>min lod</td>
<td>minimum LOD ins resource view space (0.0 = T#.base_level) u4.8.</td>
</tr>
<tr>
<td>55:44</td>
<td>12</td>
<td>max lod</td>
<td>maximum LOD ins resource view space</td>
</tr>
<tr>
<td>59:56</td>
<td>4</td>
<td>perf_mip</td>
<td>defines range of lod fractions that snap to nearest mip only when mip_filter=Linear</td>
</tr>
<tr>
<td>63:60</td>
<td>4</td>
<td>perf z</td>
<td>defines range of z fractions that snap to nearest z layer z_filter=Linear</td>
</tr>
<tr>
<td>75:64</td>
<td>12</td>
<td>lod bias</td>
<td>s6.8. This is bits[11:0] of the LOD bias.</td>
</tr>
</tbody>
</table>
8.2.8. Data Formats

The table below details all the data formats that can be used by image and buffer resources.

<table>
<thead>
<tr>
<th>#</th>
<th>Buffer and Image Formats</th>
<th>#</th>
<th>Buffer and Image Formats</th>
<th>#</th>
<th>Image Formats</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>INVALID</td>
<td>43</td>
<td>11_11_10_FLOAT</td>
<td>128</td>
<td>8_SRGB</td>
</tr>
<tr>
<td>1</td>
<td>8_UNORM</td>
<td>44</td>
<td>10_10_10_2_UNORM</td>
<td>129</td>
<td>8_8_SRGB</td>
</tr>
<tr>
<td>2</td>
<td>8_SNORM</td>
<td>45</td>
<td>10_10_10_2_SNORM</td>
<td>130</td>
<td>8_8_8_8_SRGB</td>
</tr>
<tr>
<td>3</td>
<td>8_USCALED</td>
<td>48</td>
<td>10_10_10_2_UINT</td>
<td>131</td>
<td>6E4_FLOAT</td>
</tr>
<tr>
<td>4</td>
<td>8_SSCALED</td>
<td>49</td>
<td>10_10_10_2_SINT</td>
<td>132</td>
<td>5_9_9_9_FLOAT</td>
</tr>
<tr>
<td>5</td>
<td>8_UINT</td>
<td>50</td>
<td>2_10_10_10_UNORM</td>
<td>133</td>
<td>5_6_5_UNORM</td>
</tr>
<tr>
<td>6</td>
<td>8_SINT</td>
<td>51</td>
<td>2_10_10_10_SNORM</td>
<td>134</td>
<td>1_5_5_5_UNORM</td>
</tr>
<tr>
<td>7</td>
<td>16_UNORM</td>
<td>52</td>
<td>2_10_10_10_USCALED</td>
<td>135</td>
<td>5_5_5_1_UNORM</td>
</tr>
<tr>
<td>8</td>
<td>16_SNORM</td>
<td>53</td>
<td>2_10_10_10_SSCALED</td>
<td>136</td>
<td>4_4_4_4_UNORM</td>
</tr>
<tr>
<td>9</td>
<td>16_USCALED</td>
<td>54</td>
<td>2_10_10_10_UINT</td>
<td>137</td>
<td>4_4_4_UNORM</td>
</tr>
<tr>
<td>10</td>
<td>16_SSCALED</td>
<td>55</td>
<td>2_10_10_10_SINT</td>
<td>138</td>
<td>1_UNORM</td>
</tr>
<tr>
<td>11</td>
<td>16_UINT</td>
<td>56</td>
<td>8_8_8_8_UNORM</td>
<td>139</td>
<td>1_REVERSED_UNORM</td>
</tr>
<tr>
<td>12</td>
<td>16_SINT</td>
<td>57</td>
<td>8_8_8_8_SNORM</td>
<td>140</td>
<td>32_FLOAT_CLAMP</td>
</tr>
<tr>
<td>13</td>
<td>16_FLOAT</td>
<td>58</td>
<td>8_8_8_8_USCALED</td>
<td>141</td>
<td>8_24_UNORM</td>
</tr>
<tr>
<td>14</td>
<td>8_8_UNORM</td>
<td>59</td>
<td>8_8_8_8_SSCALED</td>
<td>142</td>
<td>8_24_UINT</td>
</tr>
</tbody>
</table>
### Buffer and Image Formats

<table>
<thead>
<tr>
<th>#</th>
<th>Buffer and Image Formats</th>
<th>#</th>
<th>Buffer and Image Formats</th>
<th>#</th>
<th>Image Formats</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>8_8_SNORM</td>
<td>60</td>
<td>8_8_8_8_UINT</td>
<td>143</td>
<td>24_8_UNORM</td>
</tr>
<tr>
<td>16</td>
<td>8_8_USCALED</td>
<td>61</td>
<td>8_8_8_8_SINT</td>
<td>144</td>
<td>24_8_UINT</td>
</tr>
<tr>
<td>17</td>
<td>8_8_SSCALED</td>
<td>62</td>
<td>32_32_UINT</td>
<td>145</td>
<td>X24_8_32_UINT</td>
</tr>
<tr>
<td>18</td>
<td>8_8_UINT</td>
<td>63</td>
<td>32_32_SINT</td>
<td>146</td>
<td>X24_8_32_FLOAT</td>
</tr>
<tr>
<td>19</td>
<td>8_8_SINT</td>
<td>64</td>
<td>32_32_FLOAT</td>
<td>147</td>
<td>GB_GR_UNORM</td>
</tr>
<tr>
<td>20</td>
<td>32_UINT</td>
<td>65</td>
<td>16_16_16_16_UNORM</td>
<td>148</td>
<td>GB_GR_SNORM</td>
</tr>
<tr>
<td>21</td>
<td>32_SINT</td>
<td>66</td>
<td>16_16_16_16_SINT</td>
<td>149</td>
<td>GB_GR_UINT</td>
</tr>
<tr>
<td>22</td>
<td>32_FLOAT</td>
<td>67</td>
<td>16_16_16_16_USCALED</td>
<td>150</td>
<td>GB_GR_SRGB</td>
</tr>
<tr>
<td>23</td>
<td>16_16_UNORM</td>
<td>68</td>
<td>16_16_16_16_SSCALED</td>
<td>151</td>
<td>BG_RG_UNORM</td>
</tr>
<tr>
<td>24</td>
<td>16_16_SNORM</td>
<td>69</td>
<td>16_16_16_16_UINT</td>
<td>152</td>
<td>BG_RG_SNORM</td>
</tr>
<tr>
<td>25</td>
<td>16_16_USCALED</td>
<td>70</td>
<td>16_16_16_16_SINT</td>
<td>153</td>
<td>BG_GR_UINT</td>
</tr>
<tr>
<td>26</td>
<td>16_16_SSCALED</td>
<td>71</td>
<td>16_16_16_16_FLOAT</td>
<td>154</td>
<td>BG_RG_SRGB</td>
</tr>
<tr>
<td>27</td>
<td>16_16_UINT</td>
<td>72</td>
<td>32_32_32_UINT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>16_16_SINT</td>
<td>73</td>
<td>32_32_32_SINT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>16_16_FLOAT</td>
<td>74</td>
<td>32_32_32_FLOAT</td>
<td>169</td>
<td>BC1_UNORM</td>
</tr>
<tr>
<td>36</td>
<td>10_11_11_FLOAT</td>
<td>75</td>
<td>32_32_32_32_UINT</td>
<td>170</td>
<td>BC1_SRGB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>76</td>
<td>32_32_32_32_SINT</td>
<td>171</td>
<td>BC2_UNORM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>77</td>
<td>32_32_32_32_FLOAT</td>
<td>172</td>
<td>BC2_SRGB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>173</td>
<td>BC3_UNORM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>174</td>
<td>BC3_SRGB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>175</td>
<td>BC4_UNORM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>176</td>
<td>BC4_SNORM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>177</td>
<td>BC5_UNORM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>178</td>
<td>BC5_SNORM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>179</td>
<td>BC6_UFLOAT</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>180</td>
<td>BC6_SFLOAT</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>181</td>
<td>BC7_UNORM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>182</td>
<td>BC7_SRGB</td>
</tr>
</tbody>
</table>

### Compressed Formats

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>29</td>
<td>16_16_FLOAT</td>
<td>74</td>
<td>32_32_32_FLOAT</td>
<td>169</td>
<td>BC1_UNORM</td>
</tr>
<tr>
<td>36</td>
<td>10_11_11_FLOAT</td>
<td>75</td>
<td>32_32_32_32_UINT</td>
<td>170</td>
<td>BC1_SRGB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### 8.2.9. Vector Memory Instruction Data Dependencies

When a VM instruction is issued, it schedules the reads of address and write-data from VGPRs to be sent to the texture unit. Any ALU instruction which attempts to write this data before it has
been sent to the texture unit will be stalled.

The shader developer's responsibility to avoid data hazards associated with VMEM instructions include waiting for VMEM read instruction completion before reading data fetched from the TC (VMCNT and VSCNT).

This is explained in the section: Data Dependency Resolution

8.2.10. Ray Tracing

Ray Tracing support includes the following instructions:

- IMAGE_BVH_INTERSECT_RAY
- IMAGE_BVH64_INTERSECT_RAY

These instructions receive ray data from the VGPRs and fetch BVH (Bounding Volume Hierarchy) from memory.

- Box BVH nodes perform 4x Ray/Box intersection, sorts the 4 children based on intersection distance and returns the child pointers and hit status.
- Triangle nodes perform 1 Ray/Triangle intersection test and returns the intersection point and triangle ID.

The two instructions are identical, except that the “64” version supports a 64-bit address while the normal version supports only a 32-bit address. Both instructions can use the “A16” instruction field to reduce some (but not all) of the address components to 16 bits (from 32). These addresses are: ray_dir and ray_inv_dir.

Instruction definition and fields

```
image_bvh_intersect_ray vgpr_d[4], vgpr_a[11], sgpr_r[4]
image_bvh_intersect_ray vgpr_d[4], vgpr_a[8], sgpr_r[4] A16=1
image_bvh64_intersect_ray vgpr_d[4], vgpr_a[12], sgpr_r[4]
image_bvh64_intersect_ray vgpr_d[4], vgpr_a[9], sgpr_r[4] A16=1
```

Table 48. Ray Tracing VGPR Contents

<table>
<thead>
<tr>
<th>VGPR A</th>
<th>BVH A16=0</th>
<th>BVH A16=1</th>
<th>BVH64 A16=0</th>
<th>BVH64 A16=1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>node_pointer (u32)</td>
<td>node_pointer (u32)</td>
<td>node_pointer [31:0] (u32)</td>
<td>node_pointer [31:0] (u32)</td>
</tr>
<tr>
<td>1</td>
<td>ray_extent (f32)</td>
<td>ray_extent (f32)</td>
<td>node_pointer [63:32] (u32)</td>
<td>node_pointer [63:32] (u32)</td>
</tr>
<tr>
<td>2</td>
<td>ray_origin.x (f32)</td>
<td>ray_origin.x (f32)</td>
<td>ray_extent (f32)</td>
<td>ray_extent (f32)</td>
</tr>
<tr>
<td>3</td>
<td>ray_origin.y (f32)</td>
<td>ray_origin.y (f32)</td>
<td>ray_origin.x (f32)</td>
<td>ray_origin.x (f32)</td>
</tr>
<tr>
<td>4</td>
<td>ray_origin.z (f32)</td>
<td>ray_origin.z (f32)</td>
<td>ray_origin.y (f32)</td>
<td>ray_origin.y (f32)</td>
</tr>
<tr>
<td>VGPR _A</td>
<td>BVH A16=0</td>
<td>BVH A16=1</td>
<td>BVH64 A16=0</td>
<td>BVH64 A16=1</td>
</tr>
<tr>
<td>---------</td>
<td>-----------</td>
<td>-----------</td>
<td>-------------</td>
<td>-------------</td>
</tr>
<tr>
<td>5</td>
<td>ray_dir.x (f32)</td>
<td>[15:0] = ray_dir.x (f16) [31:16] = ray_dir.y (f16)</td>
<td>ray_origin.z (f32)</td>
<td>ray_origin.z (f32)</td>
</tr>
<tr>
<td>6</td>
<td>ray_dir.y (f32)</td>
<td>[15:0] = ray_dir.z (f16) [31:16] = ray_inv_dir.x(f16)</td>
<td>ray_dir.x (f32)</td>
<td>[15:0] = ray_dir.x (f16) [31:16] = ray_dir.y (f16)</td>
</tr>
<tr>
<td>7</td>
<td>ray_dir.z (f32)</td>
<td>[15:0] = ray_inv_dir.y (f16) [31:16] = ray_inv_dir.z (f16)</td>
<td>ray_dir.y (f32)</td>
<td>[15:0] = ray_dir.z (f16) [31:16] = ray_inv_dir.x(f16)</td>
</tr>
<tr>
<td>8</td>
<td>ray_inv_dir.x (f32)</td>
<td>unused</td>
<td>ray_dir.z (f32)</td>
<td>[15:0] = ray_inv_dir.y (f16) [31:16] = ray_inv_dir.z (f16)</td>
</tr>
<tr>
<td>9</td>
<td>ray_inv_dir.y (f32)</td>
<td>unused</td>
<td>ray_inv_dir.x (f32)</td>
<td>unused</td>
</tr>
<tr>
<td>10</td>
<td>ray_inv_dir.z (f32)</td>
<td>unused</td>
<td>ray_inv_dir.y (f32)</td>
<td>unused</td>
</tr>
<tr>
<td>11</td>
<td>unused</td>
<td>unused</td>
<td>ray_inv_dir.z (f32)</td>
<td>unused</td>
</tr>
</tbody>
</table>

**Vgpr_d[4]** are the destination VGPRs of the results of intersection testing. The values returned here are different depending on the type of BVH node that was fetched. For box nodes the results contain the 4 pointers of the children boxes in intersection time sorted order. For triangle BVH nodes the results contain the intersection time and triangle ID of the triangle tested.

**Sgpr_r[4]** is the texture descriptor for the operation. The instruction is encoded with use_128bit_resource=1.

### Restrictions on image_bvh instructions

- DMASK must be set to 0xf (instruction returns all four DWORDs)
- D16 must be set to 0 (16 bit return data is not supported)
- R128 must be set to 1 (256 bit T#s are not supported)
- UNRM must be set to 1 (only unnormalized coordinates are supported)
- DIM must be set to 0 (BVH textures are 1D)
- LWE must be set to 0 (LOD warn is not supported)
- TFE must be set to 0 (no support for writing out the extra DWORD for the PRT hit status)
- SSAMP must be set to 0 (just a placeholder, since samplers are not used by the instruction)

The return order settings of the BVH ops are ignored instead they use the in-order read return queue.

### Texture Resource Definition

The T# used with these instructions is different from other image instructions.

*Table 49. Ray Tracing Resource Contents*
### Barycentrics

The ray-tracing hardware is designed to support computation of barycentric coordinates directly in hardware. This uses the “triangle_return_mode” in the table in the previous section (T# descriptor).

#### Table 50. Ray Tracing Return Mode

<table>
<thead>
<tr>
<th>DWORD</th>
<th>Return Mode = 0</th>
<th>Return Mode = 1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Field Name</td>
<td>Type</td>
</tr>
<tr>
<td>0</td>
<td>t_num</td>
<td>float32</td>
</tr>
<tr>
<td>1</td>
<td>t_denom</td>
<td>float32</td>
</tr>
<tr>
<td>2</td>
<td>triangle_id</td>
<td>uint32</td>
</tr>
<tr>
<td>3</td>
<td>hit_status</td>
<td>uint32 (boolean value)</td>
</tr>
</tbody>
</table>
Chapter 9. Flat Memory Instructions

Flat Memory instructions read, or write, one piece of data into, or out of, VGPRs; they do this separately for each work-item in a wavefront. Unlike buffer or image instructions, Flat instructions do not use a resource constant to define the base address of a surface. Instead, Flat instructions use a single flat address from the VGPR; this addresses memory as a single flat memory space. This memory space includes video memory, system memory, LDS memory, and scratch (private) memory. It does not include GDS memory. Parts of the flat memory space may not map to any real memory, and accessing these regions generates a memory-violation error. The determination of the memory space to which an address maps is controlled by a set of "memory aperture" base and size registers.

9.1. Flat Memory Instruction

Flat memory instructions let the kernel read or write data in memory, or perform atomic operations on data already in memory. These operations occur through the texture L2 cache. The instruction declares which VGPR holds the address (either 32- or 64-bit, depending on the memory configuration), the VGPR which sends and the VGPR which receives data. Flat instructions also use M0 as described in the table below:

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>7</td>
<td>Opcode. Can be Flat, Scratch or Global instruction. See next table.</td>
</tr>
<tr>
<td>ADDR</td>
<td>8</td>
<td>VGPR which holds the address. For 64-bit addresses, ADDR has the LSBs, and ADDR+1 has the MSBs. As an offset a single VGPR has a 32 bit unsigned offset. For FLAT_<em>, specifies an address. For GLOBAL_</em> and SCRATCH_* when SADDR is NULL: specifies an address. For GLOBAL_* and SCRATCH_* when SADDR is not NULL: specifies an offset.</td>
</tr>
<tr>
<td>DATA</td>
<td>8</td>
<td>VGPR which holds the first Dword of data. Instructions can use 0-4 Dwords.</td>
</tr>
<tr>
<td>VDST</td>
<td>8</td>
<td>VGPR destination for data returned to the kernel, either from LOADs or Atomics with GLC=1 (return pre-op value).</td>
</tr>
<tr>
<td>SLC</td>
<td>1</td>
<td>System Level Coherent. Used in conjunction with DLC to determine L2 cache policies.</td>
</tr>
<tr>
<td>DLC</td>
<td>1</td>
<td>Device Level Coherent. Controls GL1 cache bypass.</td>
</tr>
<tr>
<td>GLC</td>
<td>1</td>
<td>Global Level Coherent. For Atomics, GLC: 1 means return pre-op value, 0 means do not return pre-op value.</td>
</tr>
<tr>
<td>SEG</td>
<td>2</td>
<td>Memory Segment: 0=FLAT, 1=SCRATCH, 2=GLOBAL, 3=reserved.</td>
</tr>
<tr>
<td>LDS</td>
<td>1</td>
<td>When set, data is moved from memory to LDS instead of to VGPRs. Available only for loads. For Global and Scratch only; must be zero for Flat.</td>
</tr>
<tr>
<td>OFFSET</td>
<td>12</td>
<td>Address offset. Scratch, Global: 12-bit signed byte offset. Flat: must be positive.</td>
</tr>
</tbody>
</table>

Table 51. Flat, Global and Scratch Microcode Formats
<table>
<thead>
<tr>
<th>Field</th>
<th>Bit Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SADDR</td>
<td>7</td>
<td>Scalar SGPR that provides an offset address. To disable use, set this field to NULL or 0x7f (exec_hi). Meaning of this field is different for Scratch and Global: Flat: Unused. Scratch: Use an SGPR (instead of VGPR) for the address. Global: Use the SGPR to provide a base address; the VGPR provides a 32-bit offset per lane.</td>
</tr>
<tr>
<td>M0</td>
<td>16</td>
<td>Implied use of M0 for SCRATCH and GLOBAL only when LDS=1. Provides the LDS address-offset.</td>
</tr>
</tbody>
</table>

Table 52. Flat, Global and Scratch Opcodes

<table>
<thead>
<tr>
<th>Flat Opcodes</th>
<th>Global Opcodes</th>
<th>Scratch Opcodes</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLAT_LOAD_UBYTE</td>
<td>GLOBAL_LOAD_UBYTE</td>
<td>SCRATCH_LOAD_UBYTE</td>
</tr>
<tr>
<td>FLAT_LOAD_UBYTE_D16</td>
<td>GLOBAL_LOAD_UBYTE_D16</td>
<td>SCRATCH_LOAD_UBYTE_D16</td>
</tr>
<tr>
<td>FLAT_LOAD_UBYTE_D16_HI</td>
<td>GLOBAL_LOAD_UBYTE_D16_HI</td>
<td>SCRATCH_LOAD_UBYTE_D16_HI</td>
</tr>
<tr>
<td>FLAT_LOAD_SBYTE</td>
<td>GLOBAL_LOAD_SBYTE</td>
<td>SCRATCH_LOAD_SBYTE</td>
</tr>
<tr>
<td>FLAT_LOAD_SBYTE_D16</td>
<td>GLOBAL_LOAD_SBYTE_D16</td>
<td>SCRATCH_LOAD_SBYTE_D16</td>
</tr>
<tr>
<td>FLAT_LOAD_SBYTE_D16_HI</td>
<td>GLOBAL_LOAD_SBYTE_D16_HI</td>
<td>SCRATCH_LOAD_SBYTE_D16_HI</td>
</tr>
<tr>
<td>FLAT_LOAD_USHORT</td>
<td>GLOBAL_LOAD_USHORT</td>
<td>SCRATCH_LOAD_USHORT</td>
</tr>
<tr>
<td>FLAT_LOAD_SSHORT</td>
<td>GLOBAL_LOAD_SSHORT</td>
<td>SCRATCH_LOAD_SSHORT</td>
</tr>
<tr>
<td>FLAT_LOAD_SSHORT_D16</td>
<td>GLOBAL_LOAD_SSHORT_D16</td>
<td>SCRATCH_LOAD_SSHORT_D16</td>
</tr>
<tr>
<td>FLAT_LOAD_SSHORT_D16_HI</td>
<td>GLOBAL_LOAD_SSHORT_D16_HI</td>
<td>SCRATCH_LOAD_SSHORT_D16_HI</td>
</tr>
<tr>
<td>FLAT_LOAD_DWORD</td>
<td>GLOBAL_LOAD_DWORD</td>
<td>SCRATCH_LOAD_DWORD</td>
</tr>
<tr>
<td>FLAT_LOAD_DWORDX2</td>
<td>GLOBAL_LOAD_DWORDX2</td>
<td>SCRATCH_LOAD_DWORDX2</td>
</tr>
<tr>
<td>FLAT_LOAD_DWORDX3</td>
<td>GLOBAL_LOAD_DWORDX3</td>
<td>SCRATCH_LOAD_DWORDX3</td>
</tr>
<tr>
<td>FLAT_LOAD_DWORDX4</td>
<td>GLOBAL_LOAD_DWORDX4</td>
<td>SCRATCH_LOAD_DWORDX4</td>
</tr>
<tr>
<td>FLAT_STORE_BYTE</td>
<td>GLOBAL_STORE_BYTE</td>
<td>SCRATCH_STORE_BYTE</td>
</tr>
<tr>
<td>FLAT_STORE_BYTE_D16_HI</td>
<td>GLOBAL_STORE_BYTE_D16_HI</td>
<td>SCRATCH_STORE_BYTE_D16_HI</td>
</tr>
<tr>
<td>FLAT_STORE_SHORT</td>
<td>GLOBAL_STORE_SHORT</td>
<td>SCRATCH_STORE_SHORT</td>
</tr>
<tr>
<td>FLAT_STORE_SHORT_D16_HI</td>
<td>GLOBAL_STORE_SHORT_D16_HI</td>
<td>SCRATCH_STORE_SHORT_D16_HI</td>
</tr>
<tr>
<td>FLAT_STORE_DWORD</td>
<td>GLOBAL_STORE_DWORD</td>
<td>SCRATCH_STORE_DWORD</td>
</tr>
<tr>
<td>FLAT_STORE_DWORDX2</td>
<td>GLOBAL_STORE_DWORDX2</td>
<td>SCRATCH_STORE_DWORDX2</td>
</tr>
<tr>
<td>FLAT_STORE_DWORDX3</td>
<td>GLOBAL_STORE_DWORDX3</td>
<td>SCRATCH_STORE_DWORDX3</td>
</tr>
<tr>
<td>FLAT_STORE_DWORDX4</td>
<td>GLOBAL_STORE_DWORDX4</td>
<td>SCRATCH_STORE_DWORDX4</td>
</tr>
</tbody>
</table>

9.1. Flat Memory Instruction
<table>
<thead>
<tr>
<th>Flat Opcodes</th>
<th>Global Opcodes</th>
<th>Scratch Opcodes</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLAT_ATOMIC_SWAP</td>
<td>GLOBAL_ATOMIC_SWAP</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_CMP_SWAP</td>
<td>GLOBAL_ATOMIC_CMP_SWAP</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_ADD</td>
<td>GLOBAL_ATOMIC_ADD</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_SUB</td>
<td>GLOBAL_ATOMIC_SUB</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_SMIN</td>
<td>GLOBAL_ATOMIC_SMIN</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_UMIN</td>
<td>GLOBAL_ATOMIC_UMIN</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_SMAX</td>
<td>GLOBAL_ATOMIC_SMAX</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_UMAX</td>
<td>GLOBAL_ATOMIC_UMAX</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_AND</td>
<td>GLOBAL_ATOMIC_AND</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_OR</td>
<td>GLOBAL_ATOMIC_OR</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_XOR</td>
<td>GLOBAL_ATOMIC_XOR</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_INC</td>
<td>GLOBAL_ATOMIC_INC</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_DEC</td>
<td>GLOBAL_ATOMIC_DEC</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_FMIN</td>
<td>GLOBAL_ATOMIC_FMIN</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_FMAX</td>
<td>GLOBAL_ATOMIC_FMAX</td>
<td>none</td>
</tr>
<tr>
<td>FLAT_ATOMIC_FCMPSwap</td>
<td>GLOBAL_ATOMIC_FCMPSwap</td>
<td>none</td>
</tr>
<tr>
<td>none</td>
<td>GLOBAL_ATOMIC_CSUB</td>
<td>none</td>
</tr>
<tr>
<td>none</td>
<td>GLOBAL_LOAD_DWORD_ADDTID</td>
<td>none</td>
</tr>
<tr>
<td>none</td>
<td>GLOBAL_STORE_DWORD_ADDTID</td>
<td>none</td>
</tr>
</tbody>
</table>

The atomic instructions above are also available in ".X2" versions (64-bit).

Note: GLOBAL_ATOMIC_CSUB requires that the user set GLC=1.

**9.2. Instructions**

The FLAT instruction set is nearly identical to the Buffer instruction set, but without the FORMAT reads and writes. Unlike Buffer instructions, FLAT instructions cannot return data directly to LDS, but only to VGPRs.

FLAT instructions do not use a resource constant (V#) or sampler (S#); however, they do require an additional register (FLAT_SCRATCH) to hold scratch-space memory address information in case any threads’ address resolves to scratch space. See the scratch section for details.

Internally, FLAT instruction are executed as both an LDS and a Buffer instruction; so, they increment both VM_CNT/VS_CNT and LGKM_CNT and are not considered done until both have been decremented. There is no way beforehand to determine whether a FLAT instruction uses only LDS or texture memory space.
9.2.1. Ordering

Flat instructions can complete out of order with each other. If one flat instruction finds all of its
data in Texture cache, and the next finds all of its data in LDS, the second instruction might
come complete first. If the two fetches return data to the same VGPR, the result are unknown.

9.2.2. Important Timing Consideration

Since the data for a FLAT load can come from either LDS or the texture cache, and because
these units have different latencies, there is a potential race condition with respect to the
VM_CNT/VS_CNT and LGKM_CNT counters. Because of this, the only sensible S_WAITCNT
value to use after FLAT instructions is zero.

9.3. Addressing

FLAT instructions support both 64- and 32-bit addressing. The address size is set using a mode
register (PTR32), and a local copy of the value is stored per wave.

The addresses for the aperture check differ in 32- and 64-bit mode; however, this is not covered
here.

64-bit addresses are stored with the LSBs in the VGPR at ADDR, and the MSBs in the VGPR at
ADDR+1.

For scratch space, the texture unit takes the address from the VGPR and does the following.

Address = VGPR[addr] + TID_in_wave * Size
- private aperture base (in SH_MEM_BASES)
  + offset (from flat_scratch)

9.3.1. Legal Addressing Combinations

Not every combination of addressing modes is legal for each type of instruction. The legal
combinations are:

- **FLAT**
  - a. VGPR (32 or 64 bit) supplies the complete address. SADDR must be NULL.
- **Global**
  - a. VGPR (32 or 64 bit) supplies the address. Indicated by: SADDR == NULL.
  - b. SGPR (64 bit) supplies an address, and a VGPR (32 bit) supplies an offset
- **SCRATCH**
  - a. VGPR (32 bit) supplies an offset. Indicated by SADDR==NULL.
b. SGPR (32 bit) supplies an offset. Indicated by SADDR!=NULL.

Every mode above can also add the "instruction immediate offset" to the address.

9.4. Global

Global instructions are similar to Flat instructions, but the programmer must ensure that no threads access LDS space; thus, no LDS bandwidth is used by global instructions.

Global instructions offer two types of addressing:

- Memory_addr = VGPR-address + instruction offset.
- Memory_addr = SGPR-address + VGPR-offset + instruction offset.

The size of the address component is dependent on ADDRESS_MODE: 32-bits or 64-bit pointers. The VGPR-offset is 32 bits.

These instructions also allow direct data movement to LDS from memory without going through VGPRs.

Since these instructions do not access LDS, only VM_CNT/VS_CNT is used, not LGKM_CNT. If a global instruction does attempt to access LDS, the instruction returns MEM_VIOL.

9.5. Scratch

Scratch instructions are similar to Flat, but the programmer must ensure that no threads access LDS space, and the memory space is swizzled. Thus, no LDS bandwidth is used by scratch instructions.

Scratch instructions also support multi-Dword access and mis-aligned access (although mis-aligned is slower).

Scratch instructions use the following addressing:

- Memory_addr = flat_scratch.addr + swizzle(V/SGPR_offset + inst_offset, threadID)
  The offset can come from either an SGPR or a VGPR, and is a 32-bit unsigned byte.

The size of the address component is dependent on the ADDRESS_MODE: 32-bits or 64-bit pointers. The VGPR-offset is 32 bits.

These instructions also allow direct data movement to LDS from memory without going through VGPRs.

Since these instructions do not access LDS, only VM_CNT/VS_CNT is used, not LGKM_CNT. It
is not possible for a Scratch instruction to access LDS; thus, no error or aperture checking is done.

9.6. Memory Error Checking

Both the texture unit and LDS can report that an error occurred due to a bad address. This can occur for the following reasons:

- invalid address (outside any aperture)
- write to read-only surface
- misaligned data
- out-of-range address:
  - LDS access with an address outside the range: \([0, \min(M0, \text{LDS\_SIZE})-1]\)
  - Scratch access with an address outside the range: \([0, \text{scratch\_size} -1]\)

The policy for threads with bad addresses is: writes outside this range do not write a value, and reads return zero.

Addressing errors from either LDS or texture are returned on their respective “instruction done” busses as MEM_VIOL. This sets the wave’s MEM_VIOL TrapStatus bit and causes an exception (trap) if the corresponding EXCPEN bit is set.

9.7. Data

FLAT instructions can use zero to four consecutive Dwords of data in VGPRs and/or memory. The DATA field determines which VGPR(s) supply source data (if any), and the VDST VGPRs hold return data (if any). No data-format conversion is done.

“D16” instructions use only 16-bit of the VGPR instead of the full 32bits. “D16_HI” instructions read or write only the high 16-bits, while “D16” use the low 16-bits. Scratch & Global D16 load instructions with LDS=1 will write the entire 32-bits of LDS.

9.8. Scratch Space (Private)

Scratch (thread-private memory) is an area of memory defined by the aperture registers. When an address falls in scratch space, additional address computation is automatically performed by the hardware. The kernel must provide additional information for this computation to occur in the form of the FLAT_SCRATCH register.

The wavefront must supply the scratch size and offset (for space allocated to this wave) with every FLAT request. Prior to issuing any FLAT or Scratch instructions, the shader program must initialize the FLAT_SCRATCH register with the base address of scratch space allocated this
wave.

FLAT_SCRATCH is a 64-bit, byte address. The shader composes the value by adding together two separate values: the base address, which can be passed in via an initialized SGPR, or perhaps through a constant buffer, and the per-wave allocation offset (also initialized in an SGPR).
Chapter 10. Data Share Operations

Local data share (LDS) is a very low-latency, RAM scratchpad for temporary data with at least one order of magnitude higher effective bandwidth than direct, uncached global memory. It permits sharing of data between work-items in a work-group, as well as holding parameters for pixel shader parameter interpolation. Unlike read-only caches, the LDS permits high-speed write-to-read re-use of the memory space (gather/read/load and scatter/write/store operations).

10.1. Overview

The figure below shows the conceptual framework of the LDS is integration into the memory of AMD GPUs using OpenCL.

Physically located on-chip, directly adjacent to the ALUs, the LDS is approximately one order of magnitude faster than global memory (assuming no bank conflicts).

There are 128kB memory per workgroup processor split up into 64 banks of dword-wide RAMs. These 64 banks are further sub-divided into two sets of 32-banks each where 32 of the banks are affiliated with a pair of SIMD32’s, and the other 32 banks are affiliated with the other pair of SIMD32’s within the WGP. Each bank is a 512x32 two-port RAM (1R/1W per clock cycle). Dwords are placed in the banks serially, but all banks can execute a store or load simultaneously. One work-group can request up to 64kB memory.
The high bandwidth of the LDS memory is achieved not only through its proximity to the ALUs, but also through simultaneous access to its memory banks. Thus, it is possible to concurrently execute 32 write or read instructions, each nominally 32-bits; extended instructions, read2/write2, can be 64-bits each. If, however, more than one access attempt is made to the same bank at the same time, a bank conflict occurs. In this case, for indexed and atomic operations, the hardware is designed to prevent the attempted concurrent accesses to the same bank by turning them into serial accesses. This decreases the effective bandwidth of the LDS. For increased throughput (optimal efficiency), therefore, it is important to avoid bank conflicts. A knowledge of request scheduling and address mapping is key to achieving this.

10.2. Dataflow in Memory Hierarchy

The figure below is a conceptual diagram of the dataflow within the memory structure.

Data can be loaded into LDS either by transferring it from VGPRs to LDS using "DS" instructions, or by loading in from memory. When loading from memory, the data may be loaded into VGPRs first or for some types of loads it may be loaded directly into LDS from memory. To store data from LDS to global memory, data is read from LDS and placed into the workitem's VGPRs, then written out to global memory. To make effective use of the LDS, a kernel must perform many operations on what is transferred between global memory and LDS.

LDS atomics are performed in the LDS hardware. (Thus, although ALUs are not directly used for these operations, latency is incurred by the LDS executing this function.)

10.3. LDS Modes and Allocation: CU vs. WGP Mode

Workgroups of waves are dispatched in one of two modes: CU or WGP. This mode controls whether the waves of a workgroup are distributed across just two SIMD32’s (CU mode), or
across all 4 SIMD32's (WGP mode) within a WGP.

In CU mode, waves are allocated to two SIMD32's which share a texture memory unit, and are allocated LDS space which is all local (on the same side) as the SIMDs. This mode can provide higher LDS memory bandwidth than WGP mode.

In WGP mode, the waves are distributed over all 4 SIMD32's and LDS space maybe allocated anywhere within the LDS memory. Waves may access data on the "near" or "far" side of LDS equally, but performance may be lower in some cases. This mode provides more ALU and texture memory bandwidth to a single workgroup (of at least 4 waves).

10.4. LDS Access

There are 3 forms of Local Data Share access:

- Direct Read – reads a single dword from LDS and broadcasts the data as input to a vector ALU op.
- Indexed Read/write and Atomic ops – read/write address comes from a VGPR and data to/from VGPR.
  - LDS-ops require up to 3 inputs: 2data+1addr and immediate return VGPR.
- Parameter Interpolation – similar to direct read but with specific addressing.
  - Reads up to 2 parameters (P0, P1-P0) or (P2-P0) from one attribute to be supplied to a muladd.
  - Also supplies individual parameter read for general interpolation (or select I,J=0.0)

The following subsections describe these methods.

10.4.1. LDS Direct Reads

Direct reads are only available in LDS, not in GDS.

LDS Direct reads occur in vector ALU (VALU) instructions and allow the LDS to supply a single DWORD value which is broadcast to all threads in the wavefront and is used as the SRC0 input to the ALU operations. A VALU instruction indicates that input is to be supplied by LDS by using the LDS_DIRECT for the SRC0 field.

The LDS address and data-type of the data to be read from LDS comes from the M0 register:
10.4.2. LDS Parameter Reads

Parameter reads are only available in LDS, not in GDS.

Pixel shaders use LDS to read vertex parameter values; the pixel shader then interpolates them to find the per-pixel parameter values. LDS parameter reads occur when the following opcodes are used.

- V_INTERP_P1_F32 D = P10 * S + P0 Parameter interpolation, first step.
- V_INTERP_P2_F32D = P20 * S + D Parameter interpolation, second step.
- V_INTERP_MOV_F32D = {P10,P20,P0}[S] Parameter load.

The typical parameter interpolation operations involves reading three parameters: P0, P10, and P20, and using the two barycentric coordinates, I and J, to determine the final per-pixel value:

$$\text{Final value} = P0 + P10 \times I + P20 \times J$$

Parameter interpolation instructions indicate the parameter attribute number (0 to 32) and the component number (0=x, 1=y, 2=z and 3=w).

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDST</td>
<td>8</td>
<td>Destination VGPR. Also acts as source for v_interp_p2_f32.</td>
</tr>
<tr>
<td>OP</td>
<td>2</td>
<td>Opcode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: v_interp_p1_f32 VDST = P10 * VSRC + P0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: v_interp_p2_f32 VDST = P20 * VSRC + VDST</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2: v_interp_mov_f32 VDST = (P0, P10 or P20 selected by VSRC[1:0])</td>
</tr>
<tr>
<td></td>
<td></td>
<td>P0, P10 and P20 are parameter values read from LDS</td>
</tr>
<tr>
<td>ATTR</td>
<td>6</td>
<td>Attribute number: 0 to 32.</td>
</tr>
<tr>
<td>ATTRCHAN</td>
<td>2</td>
<td>0=X, 1=Y, 2=Z, 3=W</td>
</tr>
<tr>
<td>VSRC</td>
<td>8</td>
<td>Source VGPR supplies interpolation &quot;I&quot; or &quot;J&quot; value. For OP==v_interp_mov_f32: 0=P10, 1=P20, 2=P0.</td>
</tr>
<tr>
<td>(M0)</td>
<td>32</td>
<td>Use of the M0 register is automatic. M0 must contain: { 1'b0, new_prim_mask[15:1], lds_param_offset[15:0] }</td>
</tr>
</tbody>
</table>
Parameter interpolation and parameter move instructions must initialize the M0 register before using it. The lds_param_offset[15:0] is an address offset from the beginning of LDS storage allocated to this wavefront to where parameters begin in LDS memory for this wavefront.

The **new_prim_mask** is a 15-bit mask with one bit per quad; a one in this mask indicates that this quad begins a new primitive, a zero indicates it uses the same primitive as the previous quad. The mask is 15 bits, not 16, since the first quad in a wavefront begins a new primitive and so it is not included in the mask.

**Parameter Interpolation on 16-bit data**

The above parameter interpolation opcodes use the VINTRP microcode format, but for interpolation on 16-bit data, the VOP3 format is used. The opcodes supported are:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_INTERP_P1LL_F16</td>
<td>(d.f32 = \text{ld.s.f16} \times \text{vgpr.f32} + \text{ld.s.f16})</td>
<td>attr_word selects LDS high or low 16bits. “LL” is for “two LDS arguments.”</td>
</tr>
<tr>
<td>V_INTERP_P2_F16</td>
<td>(d.f16 = \text{ld.s.f16} \times \text{vgpr.f32} + \text{vgpr.f32})</td>
<td>Final computation. attr_word selects LDS high or low 16bits. Result is written to the 16 LSB’s of the dest-vgpr.</td>
</tr>
</tbody>
</table>

In the VOP3 encoding, the following fields are overloaded:

- SRC1 : this field holds the VINTERP VSRC value (I or J)
- SRC0 : this is treated as a set of bit-fields: \{attr_word[1], attr_chan[2], attr[6]\}
  
   “attr_word” is a bit to select the low or high half of the LDS word. 1=high, 0=low.

**10.4.3. Data Share Indexed and Atomic Access**

Both LDS and GDS can perform indexed and atomic data share operations. For brevity, "LDS" is used in the text below and, except where noted, also applies to GDS.

Indexed and atomic operations supply a unique address per work-item from the VGPRs to the LDS, and supply or return unique data per work-item back to VGPRs. Due to the internal banked structure of LDS, operations can complete in as little as one cycle (for wave32, or 2 cycles for wave64), or take as many 64 cycles, depending upon the number of bank conflicts (addresses that map to the same memory bank).

Indexed operations are simple LDS load and store operations that read data from, and return data to, VGPRs.

Atomic operations are arithmetic operations that combine data from VGPRs and data in LDS, and write the result back to LDS. Atomic operations have the option of returning the LDS "pre-op" value to VGPRs.
The table below lists and briefly describes the LDS instruction fields.

**Table 54. LDS Instruction Fields**

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>7</td>
<td>LDS opcode.</td>
</tr>
<tr>
<td>GDS</td>
<td>1</td>
<td>0 = LDS, 1 = GDS.</td>
</tr>
<tr>
<td>OFFSET0</td>
<td>8</td>
<td>Immediate offset, in bytes. Instructions with one address combine the offset fields into a single 16-bit unsigned offset: (offset1, offset0). Instructions with two addresses (for example: READ2) use the offsets separately as two 8-bit unsigned offsets.</td>
</tr>
<tr>
<td>OFFSET1</td>
<td>8</td>
<td></td>
</tr>
<tr>
<td>VDST</td>
<td>8</td>
<td>VGPR to which result is written: either from LDS-load or atomic return value.</td>
</tr>
<tr>
<td>ADDR</td>
<td>8</td>
<td>VGPR that supplies the byte address offset.</td>
</tr>
<tr>
<td>DATA0</td>
<td>8</td>
<td>VGPR that supplies first data source.</td>
</tr>
<tr>
<td>DATA1</td>
<td>8</td>
<td>VGPR that supplies second data source.</td>
</tr>
</tbody>
</table>

The M0 register is not used for most LDS-indexed operations: only the "ADD_TID" instructions read M0 and for these it represents a byte address.

**Table 55. LDS Indexed Load/Store**

<table>
<thead>
<tr>
<th>Load / Store</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS_READ_{B32,B64,B96,B128,U8,I8,U16,I16}</td>
<td>Read one value per thread; sign extend to Dword, if signed.</td>
</tr>
<tr>
<td>DS_READ2_{B32,B64}</td>
<td>Read two values at unique addresses.</td>
</tr>
<tr>
<td>DS_READ2ST64_{B32,B64}</td>
<td>Read 2 values at unique addresses; offset *= 64.</td>
</tr>
<tr>
<td>DS_WRITE_{B32,B64,B96,B128,B8,B16}</td>
<td>Write one value.</td>
</tr>
<tr>
<td>DS_WRITE2_{B32,B64}</td>
<td>Write two values.</td>
</tr>
<tr>
<td>DS_WRITE2ST64_{B32,B64}</td>
<td>Write two values, offset *= 64.</td>
</tr>
<tr>
<td>DS_WRXCHG2_RTN_{B32,B64}</td>
<td>Exchange GPR with LDS-memory.</td>
</tr>
<tr>
<td>DS_WRXCHG2ST64_RTN_{B32,B64}</td>
<td>Exchange GPR with LDS-memory; offset *= 64.</td>
</tr>
<tr>
<td>DS_PERMUTE_B32</td>
<td>Forward permute. Does not write any LDS memory. LDS[dst] = src0 returnVal = LDS[thread_id] where thread_id is 0..63.</td>
</tr>
<tr>
<td>DS_BPERMUTE_B32</td>
<td>Backward permute. Does not actually write any LDS memory. LDS[thread_id] = src0 where thread_id is 0..63, and returnVal = LDS[dst].</td>
</tr>
</tbody>
</table>

**Single Address Instructions**

\[LDS_{Addr} = LDS_{BASE} + VGPR[ADDR] + \{InstrOffset1, InstrOffset0\}\]

**Double Address Instructions**
LDS_addr0 = LDS_BASE + VGPR[ADDR] + InstrOffset0*ADJ +
LDS_addr1 = LDS_BASE + VGPR[ADDR] + InstrOffset1*ADJ

Where ADJ = 4 for 8, 16 and 32-bit data types; and ADJ = 8 for 64-bit.

Note that LDS_ADDR1 is used only for READ2*, WRITE2*, and WREXCHG2*.

The address comes from VGPR, and both ADDR and InstrOffset are byte addresses.

At the time of wavefront creation, LDS_BASE is assigned to the physical LDS region owned by
this wavefront or work-group.

Specify only one address by setting both offsets to the same value. This causes only one read
or write to occur and uses only the first DATA0.

DS_{READ,WRITE}_ADD_TID Addressing

LDS.Addr = LDS_BASE + {Inst_offset1, Inst_offset0} + TID(0..63)*4 + M0

Note: no part of the address comes from a VGPR. M0 must be dword-aligned.

The "ADD_TID" (add thread-id) is a separate form where the base address for the instruction is
common to all threads, but then each thread has a fixed offset added in based on its thread-ID
within the wave. This allows a convenient way to quickly transfer data between VGPRs and LDS
without having to use a VGPR to supply an address.

LDS Atomic Ops

DS_<atomicOp> OP, GDS=0, OFFSET0, OFFSET1, VDST, ADDR, Data0, Data1

Data size is encoded in atomicOp: byte, word, Dword, or double.

LDS_addr0 = LDS_BASE + VGPR[ADDR] + {InstrOffset1,InstrOffset0}

ADD is a Dword address. VGPRs 0,1 and dst are double-GPRs for doubles data.

VGPR data sources can only be VGPRs or constant values, not SGPRs.

10.4.4. LDS Lane-permute Ops

DS_PERMUTE instructions allow data to be swizzled arbitrarily across 32 lanes. Two versions
of the instruction are provided: a forward (scatter) and backward (gather).

Note that in wave64 mode the permute operates only across 32 lanes at a time of each half of a
wave64. In other words, it executes as if were two independent wave32’s. Each half-wave can
use indices in the range 0-31 to reference lanes in that same half-wave.

These instructions use the LDS hardware but do not use any memory storage, and may be used by waves which have not allocated any LDS space. The instructions supply a data value from VGPRs and an index value per lane.

- \texttt{ds\_permute\_b32 : Dst[index[0..31]] = src[0..31]} Where [0..31] is the lane number
- \texttt{ds\_bpermute\_b32 : Dst[0..31] = src[index[0..31]]}

The EXEC mask is honored for both reading the source and writing the destination. Index values out of range will wrap around (only index bits [6:2] are used, the other bits of the index are ignored). Reading from disabled lanes returns zero.

In the instruction word: VDST is the dest VGPR, ADDR is the index VGPR, and DATA0 is the source data VGPR. Note that index values are in bytes (so multiply by 4), and have the ‘offset0’ field added to them before use.

10.5. Global Data Share

Global data share is similar to LDS, but is a single memory accessible by all waves on the GPU. Global Data share uses the same instruction format as local data share (indexed operations only – no interpolation or direct reads). Instructions increment the LGKM\_cnt for all reads, writes and atomics, and decrement LGKM\_cnt when the instruction completes.

M0 is used for:

- [15:0] holds \texttt{SIZE}, in bytes
- [31:16] holds \texttt{BASE address in bytes}
Chapter 11. Exporting Pixel and Vertex Data

The export instruction copies pixel or vertex shader data from VGPRs into a dedicated output buffer. The export instruction outputs the following types of data.

- Vertex Position
- Vertex Parameter
- Pixel color
- Pixel depth (Z)
- Primitive Data

11.1. Microcode Encoding

The export instruction uses the EXP microcode format.

Table 56. EXP Encoding Field Descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Size</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VM</td>
<td>1</td>
<td>Valid Mask. When set to 1, this indicates that the EXEC mask represents the valid-mask for this wavefront. It can be sent multiple times per shader (the final value is used), but must be sent at least once per pixel shader.</td>
</tr>
<tr>
<td>DONE</td>
<td>1</td>
<td>This is the final pixel shader or vertex-position export of the program. Used only for pixel and position exports. Set to zero for parameters.</td>
</tr>
<tr>
<td>COMPR</td>
<td>1</td>
<td>Compressed data. When set, indicates that the data being exported is 16-bits per component rather than the usual 32-bit.</td>
</tr>
<tr>
<td>TARGET</td>
<td>6</td>
<td>Indicates type of data exported.</td>
</tr>
</tbody>
</table>

0..7 MRT 0..7
8 Z
9 Null (no data)
12-16 Position 0..4
20 Primitive data
32-63 Param 0..31
**11.2. Operations**

### 11.2.1. Pixel Shader Exports

Export instructions copy color data to the MRTs. Data has up to four components (R, G, B, A). Optionally, export instructions also output depth (Z) data.

Every pixel shader must have at least one export instruction. The last export instruction executed must have the DONE bit set to one.

The EXEC mask is applied to all exports. Only pixels with the corresponding EXEC bit set to 1 export data to the output buffer. Results from multiple exports are accumulated in the output buffer.

At least one export must have the VM bit set to 1. This export, in addition to copying data to the color or depth output buffer, also informs the color buffer which pixels are valid and which have been discarded. The value of the EXEC mask communicates the pixel valid mask. If multiple exports are sent with VM set to 1, the mask from the final export is used. If the shader program wants to only update the valid mask but not send any new data, the program can do an export to the NULL target.

### 11.2.2. Vertex Shader Exports

The vertex shader uses export instructions to output vertex position data and vertex parameter data to the output buffer. This data is passed on to subsequent pixel shaders.

Every vertex shader must output at least one position vector (x, y, z; w is optional) to the POS0 target. The last position export must have the DONE bit set to 1. A vertex shader can export zero or more parameters. For optimized performance, it is recommended to output all position data.
data as early as possible in the vertex shader.

11.3. Primitive Shader Exports

The primitive shader may export Position and Primitive data. Before exporting, the shader must request that space be allocated in the output buffer using the ALLOC_REQ message.

11.4. Dependency Checking

Export instructions are executed by the hardware in two phases. First, the instruction is selected to be executed, and EXPCNT is incremented by 1. At this time, the hardware requests the use of internal busses needed to complete the instruction.

When access to the bus is granted, the EXEC mask is read and the VGPR data sent out. After the last of the VGPR data is sent, the EXPCNT counter is decremented by 1.

Use S_WAITCNT on EXPCNT to prevent the shader program from overwriting EXEC or the VGPRs holding the data to be exported before the export operation has completed.

Multiple export instructions can be outstanding at one time. Exports of the same type (for example: position) are completed in order, but exports of different types can be completed out of order.

If the STATUS register’s SKIP_EXPORT bit is set to one, the hardware treats all EXPORT instructions as if they were NOPs.
Chapter 12. Instructions

This chapter lists, and provides descriptions for, all instructions in the RDNA Generation environment. Instructions are grouped according to their format.

Instruction suffixes have the following definitions:

- B32 Bitfield (untyped data) 32-bit
- B64 Bitfield (untyped data) 64-bit
- F16 floating-point 16-bit
- F32 floating-point 32-bit (IEEE 754 single-precision float)
- F64 floating-point 64-bit (IEEE 754 double-precision float)
- I8 signed 8-bit integer
- I16 signed 16-bit integer
- I32 signed 32-bit integer
- I64 signed 64-bit integer
- U16 unsigned 16-bit integer
- U32 unsigned 32-bit integer
- U64 unsigned 64-bit integer

If an instruction has two suffixes (for example, _I32_F32), the first suffix indicates the destination type, the second the source type.

The following abbreviations are used in instruction definitions:

- D = destination
- U = unsigned integer
- S = source
- SCC = scalar condition code
- I = signed integer
- B = bitfield

Note: .u or .i specifies to interpret the argument as an unsigned or signed integer.

Note: Rounding and Denormal modes apply to all floating-point operations unless otherwise specified in the instruction description.

12.1. SOP2 Instructions
Instructions in this format may use a 32-bit literal constant which occurs immediately after the instruction.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_ADD_U32</td>
<td>Add two unsigned integers with carry-out.</td>
</tr>
</tbody>
</table>
|        |             | \[
|        |             | D.u32 = S0.u32 + S1.u32;                                                   |
|        |             | SCC = S0.u32 + S1.u32 >= 0x100000000ULL ? 1 : 0.                           |
| 1      | S_SUB_U32   | Subtract the second unsigned integer from the first with carry-out.         |
|        |             | \[
|        |             | D.u = S0.u - S1.u;                                                         |
|        |             | SCC = (S1.u > S0.u ? 1 : 0). // unsigned overflow or carry-out for S_SUBB_U32. |
| 2      | S_ADD_I32   | Add two signed integers with carry-out.                                    |
|        |             | This opcode is not suitable for use with S_ADDC_U32 for implementing 64-bit operations. |
|        |             | \[
|        |             | D.i = S0.i + S1.i;                                                         |
|        |             | SCC = (S0.u[31] == S1.u[31] && S0.u[31] != D.u[31]). // signed overflow. |
| 3      | S_SUB_I32   | Subtract the second signed integer from the first with carry-out.          |
|        |             | This opcode is not suitable for use with S_SUBB_U32 for implementing 64-bit operations. |
|        |             | \[
|        |             | D.i = S0.i - S1.i;                                                         |
|        |             | SCC = (S0.u[31] != S1.u[31] && S0.u[31] != D.u[31]). // signed overflow. |
| 4      | S_ADDC_U32  | Add two unsigned integers with carry-in and carry-out.                     |
|        |             | \[
|        |             | D.u32 = S0.u32 + S1.u32 + SCC;                                             |
|        |             | SCC = S0.u32 + S1.u32 + SCC >= 0x100000000ULL ? 1 : 0.                     |
| 5      | S_SUBB_U32  | Subtract the second unsigned integer from the first with carry-in and carry-out. |
|        |             | \[
|        |             | D.u = S0.u - S1.u - SCC;                                                   |
|        |             | SCC = (S1.u + SCC > S0.u ? 1 : 0). // unsigned overflow.                  |
| 6      | S_MIN_I32   | Minimum of two signed integers.                                            |
|        |             | \[
|        |             | D.i = (S0.i < S1.i) ? S0.i : S1.i;                                        |
|        |             | SCC = (S0.i < S1.i).                                                      |
| 7      | S_MIN_U32   | Minimum of two unsigned integers.                                          |
|        |             | \[
|        |             | D.u = (S0.u < S1.u) ? S0.u : S1.u;                                        |
|        |             | SCC = (S0.u < S1.u).                                                      |
| 8      | S_MAX_I32   | Maximum of two signed integers.                                            |
|        |             | \[
<p>|        |             | D.i = (S0.i &gt; S1.i) ? S0.i : S1.i;                                        |
|        |             | SCC = (S0.i &gt; S1.i).                                                      |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>S_MAX_U32</td>
<td>Maximum of two unsigned integers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = (S0.u &gt; S1.u) ? S0.u : S1.u;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (S0.u &gt; S1.u)$.</td>
</tr>
<tr>
<td>10</td>
<td>S_CSELECT_B32</td>
<td>Conditional select based on scalar condition code.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = SCC ? S0.u : S1.u$.</td>
</tr>
<tr>
<td>11</td>
<td>S_CSELECT_B64</td>
<td>Conditional select based on scalar condition code.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = SCC ? S0.u64 : S1.u64$.</td>
</tr>
<tr>
<td>14</td>
<td>S_AND_B32</td>
<td>Bitwise AND.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0 &amp; S1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>15</td>
<td>S_AND_B64</td>
<td>Bitwise AND.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0 &amp; S1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>16</td>
<td>S_OR_B32</td>
<td>Bitwise OR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>17</td>
<td>S_OR_B64</td>
<td>Bitwise OR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>18</td>
<td>S_XOR_B32</td>
<td>Bitwise XOR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0 ^ S1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>19</td>
<td>S_XOR_B64</td>
<td>Bitwise XOR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0 ^ S1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>20</td>
<td>S_ANDN2_B32</td>
<td>Bitwise ANDN2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0 &amp; ~S1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>21</td>
<td>S_ANDN2_B64</td>
<td>Bitwise ANDN2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0 &amp; ~S1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>22</td>
<td>S_ORN2_B32</td>
<td>Bitwise ORN2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>23</td>
<td>S_ORN2_B64</td>
<td>Bitwise ORN2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = S0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D != 0)$.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------------</td>
<td>----------------------------------</td>
</tr>
<tr>
<td>24</td>
<td>S_NAND_B32</td>
<td>Bitwise NAND.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg(S_0 &amp; S_1)$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>25</td>
<td>S_NAND_B64</td>
<td>Bitwise NAND.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg(S_0 &amp; S_1)$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>26</td>
<td>S_NOR_B32</td>
<td>Bitwise NOR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg(S_0 \mid S_1)$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>27</td>
<td>S_NOR_B64</td>
<td>Bitwise NOR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg(S_0 \mid S_1)$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>28</td>
<td>S_XNOR_B32</td>
<td>Bitwise XNOR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg(S_0 ^ S_1)$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>29</td>
<td>S_XNOR_B64</td>
<td>Bitwise XNOR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg(S_0 ^ S_1)$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>30</td>
<td>S_LSHL_B32</td>
<td>Logical shift left.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = S0.u &lt;&lt; S1.u[4:0]$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D.u \neq 0)$.</td>
</tr>
<tr>
<td>31</td>
<td>S_LSHL_B64</td>
<td>Logical shift left.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = S0.u64 &lt;&lt; S1.u[5:0]$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D.u64 \neq 0)$.</td>
</tr>
<tr>
<td>32</td>
<td>S_LSHR_B32</td>
<td>Logical shift right.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = S0.u &gt;&gt; S1.u[4:0]$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D.u \neq 0)$.</td>
</tr>
<tr>
<td>33</td>
<td>S_LSHR_B64</td>
<td>Logical shift right.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = S0.u64 &gt;&gt; S1.u[5:0]$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D.u64 \neq 0)$.</td>
</tr>
<tr>
<td>34</td>
<td>S_ASHR_I32</td>
<td>Arithmetic shift right (preserve sign bit).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i = \text{signext}(S0.i) &gt;&gt; S1.u[4:0]$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D.i \neq 0)$.</td>
</tr>
<tr>
<td>35</td>
<td>S_ASHR_I64</td>
<td>Arithmetic shift right (preserve sign bit).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i64 = \text{signext}(S0.i64) &gt;&gt; S1.u[5:0]$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$SCC = (D.i64 \neq 0)$.</td>
</tr>
<tr>
<td>36</td>
<td>S_BFM_B32</td>
<td>Bitfield mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = ((1 &lt;&lt; S0.u[4:0]) - 1) &lt;&lt; S1.u[4:0]$;</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>37</td>
<td>S_BFM_B64</td>
<td>Bitfield mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = ((1ULL &lt;&lt; S0.u[5:0]) - 1) &lt;&lt; S1.u[5:0]$.</td>
</tr>
<tr>
<td>38</td>
<td>S_MUL_I32</td>
<td>Multiply two signed integers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i = S0.i * S1.i$.</td>
</tr>
<tr>
<td>39</td>
<td>S_BFE_U32</td>
<td>Bit field extract. S0 is Data, S1[4:0] is field offset,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1[22:16] is field width.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = (S0.u &gt;&gt; S1.u[4:0]) &amp; ((1 &lt;&lt; S1.u[22:16]) - 1); SCC = (D.u != 0).</td>
</tr>
<tr>
<td>40</td>
<td>S_BFE_I32</td>
<td>Bit field extract. S0 is Data, S1[4:0] is field offset,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1[22:16] is field width.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i = $0.i * S1.i$.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (D.i != 0).</td>
</tr>
<tr>
<td>41</td>
<td>S_BFE_U64</td>
<td>Bit field extract. S0 is Data, S1[5:0] is field offset,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1[22:16] is field width.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = (S0.u64 &gt;&gt; S1.u[5:0]) &amp; ((1 &lt;&lt; S1.u[22:16]) - 1); SCC = (D.u64 != 0).</td>
</tr>
<tr>
<td>42</td>
<td>S_BFE_I64</td>
<td>Bit field extract. S0 is Data, S1[5:0] is field offset,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1[22:16] is field width.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i64 = signext((S0.i64 &gt;&gt; S1.u[5:0]) &amp; ((1 &lt;&lt; S1.u[22:16]) - 1)); SCC = (D.i64 != 0).</td>
</tr>
<tr>
<td>44</td>
<td>S_ABSDIFF_I32</td>
<td>Compute the absolute value of difference between two values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i = S0.i - S1.i$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(D.i &lt; 0) then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i = -D.i$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (D.i != 0).</td>
</tr>
<tr>
<td></td>
<td>Functional examples:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_ABSDIFF_I32(0x00000002, 0x00000005) =&gt; 0x00000003</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_ABSDIFF_I32(0xffffffff, 0x00000000) =&gt; 0x00000001</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_ABSDIFF_I32(0x80000000, 0x00000000) =&gt; 0x80000000                      // Note: result is negative!</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_ABSDIFF_I32(0x80000000, 0x00000001) =&gt; 0x7fffffff</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_ABSDIFF_I32(0x80000000, 0xffffffff) =&gt; 0x7fffffff</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_ABSDIFF_I32(0x80000000, 0xffffffff) =&gt; 0x7fffffffe</td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>S_LSHL1_ADD_U32</td>
<td>Logical shift left by 1 bit and then add.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = (S0.u &lt;&lt; N) + S1.u; // N is the shift value in the opcode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (((S0.u &lt;&lt; N) + S1.u) &gt;= 0x100000000ULL ? 1 : 0). // unsigned overflow</td>
</tr>
<tr>
<td>47</td>
<td>S_LSHL2_ADD_U32</td>
<td>Logical shift left by 2 bits and then add.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = (S0.u &lt;&lt; N) + S1.u; // N is the shift value in the opcode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (((S0.u &lt;&lt; N) + S1.u) &gt;= 0x100000000ULL ? 1 : 0). // unsigned overflow</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>48</td>
<td>S_LSL3_ADD_U32</td>
<td>Logical shift left by 3 bits and then add.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S0.u &lt;&lt; N) + S1.u; // N is the shift value in the opcode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (((S0.u &lt;&lt; N) + S1.u) &gt;= 0x100000000ULL ? 1 : 0). // unsigned overflow.</td>
</tr>
<tr>
<td>49</td>
<td>S_LSL4_ADD_U32</td>
<td>Logical shift left by 4 bits and then add.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S0.u &lt;&lt; N) + S1.u; // N is the shift value in the opcode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (((S0.u &lt;&lt; N) + S1.u) &gt;= 0x100000000ULL ? 1 : 0). // unsigned overflow.</td>
</tr>
<tr>
<td>50</td>
<td>S_PACK_LL_B32_B16</td>
<td>Pack two short values into the destination.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[31:0] = { S1.u[15:0], S0.u[15:0] }.</td>
</tr>
<tr>
<td>51</td>
<td>S_PACK_LH_B32_B16</td>
<td>Pack two short values into the destination.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[31:0] = { S1.u[31:16], S0.u[15:0] }.</td>
</tr>
<tr>
<td>52</td>
<td>S_PACK_HH_B32_B16</td>
<td>Pack two short values into the destination.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[31:0] = { S1.u[31:16], S0.u[31:16] }.</td>
</tr>
<tr>
<td>53</td>
<td>S_MUL_HI_U32</td>
<td>Multiple two unsigned integers and store the high 32 bits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S0.u * S1.u) &gt;&gt; 32.</td>
</tr>
<tr>
<td>54</td>
<td>S_MUL_HI_I32</td>
<td>Multiple two signed integers and store the high 32 bits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = (S0.i * S1.i) &gt;&gt; 32.</td>
</tr>
</tbody>
</table>

### 12.2. SOPK Instructions

Instructions in this format may not use a 32-bit literal constant which occurs immediately after the instruction.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_MOVK_I32</td>
<td>Sign extension from a 16-bit constant.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = signext(SIMM16[15:0]).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 1      | S_VERSION         | Do nothing. Argument is ignored by hardware. This opcode is not designed for inserting wait states as it is possible the next instruction will issue in the same cycle. Do not use this opcode to resolve wait state hazards, use S_NOP instead.  
This opcode is used to specify the microcode version for tools that interpret shader microcode; it may also be used to validate microcode is running with the correct compatibility settings in drivers and functional models that support multiple generations.  
We strongly encourage this opcode be included at the top of every shader block to simplify debug and catch configuration errors.  
This opcode must appear in the first 16 bytes of a block of shader code in order to be recognized by external tools and functional models. Avoid placing opcodes > 32 bits or encodings that are not available in all versions of the microcode before the S_VERSION opcode. If this opcode is absent then tools are allowed to make a 'best guess' of the microcode version using cues from the environment; the guess may be incorrect and lead to an invalid decode. It is highly recommended that this be the FIRST opcode of a shader block except for trap handlers, where it should be the SECOND opcode (allowing the first opcode to be a 32-bit branch to accommodate context switch).  
SIMM16[7:0] specifies the microcode version. SIMM16[15:8] must be set to zero. |
| 2      | S_CMOVK_I32       | Conditional move with sign extension.  
if(SCC)  
  D.i32 = signext(SIMM16[15:0]);  
endif.                                                                                                                                              |
<p>| 3      | S_CMPK_EQ_I32     | SCC = (S0.i32 == signext(SIMM16[15:0])).                                                                                                           |
| 4      | S_CMPK_LG_I32     | SCC = (S0.i32 != signext(SIMM16[15:0])).                                                                                                          |
| 5      | S_CMPK_GT_I32     | SCC = (S0.i32 &gt; signext(SIMM16[15:0])).                                                                                                          |
| 6      | S_CMPK_GE_I32     | SCC = (S0.i32 &gt;= signext(SIMM16[15:0])).                                                                                                         |
| 7      | S_CMPK_LT_I32     | SCC = (S0.i32 &lt; signext(SIMM16[15:0])).                                                                                                          |
| 8      | S_CMPK_LE_I32     | SCC = (S0.i32 &lt;= signext(SIMM16[15:0])).                                                                                                         |
| 9      | S_CMPK_EQ_U32     | SCC = (S0.u32 == SIMM16[15:0])).                                                                                                                  |
| 10     | S_CMPK_LG_U32     | SCC = (S0.u32 != SIMM16[15:0])).                                                                                                                  |
| 11     | S_CMPK_GT_U32     | SCC = (S0.u32 &gt; SIMM16[15:0])).                                                                                                                  |
| 12     | S_CMPK_GE_U32     | SCC = (S0.u32 &gt;= SIMM16[15:0])).                                                                                                                 |
| 13     | S_CMPK_LT_U32     | SCC = (S0.u32 &lt; SIMM16[15:0])).                                                                                                                  |
| 14     | S_CMPK_LE_U32     | SCC = (S0.u32 &lt;= SIMM16[15:0]).                                                                                                                   |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>S_ADDK_I32</td>
<td>Add a 16-bit signed constant to the destination.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>int32 tmp = D.i32; // save value so we can check sign bits for overflow later.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = D.i32 + signext(SIMM16[15:0]);</td>
</tr>
<tr>
<td>16</td>
<td>S_MULK_I32</td>
<td>Multiply a 16-bit signed constant with the destination.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = D.i32 * signext(SIMM16[15:0]).</td>
</tr>
<tr>
<td>18</td>
<td>S_GETREG_B32</td>
<td>Read some or all of a hardware register into the LSBs of D.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SIMM16 = {size[4:0], offset[4:0], hwRegId[5:0]}; offset is 0..31, size is 1..32.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>uint32 offset = SIMM16[10:6];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>uint32 size = SIMM16[15:11];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>uint32 id = SIMM16[5:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = hardware_reg[id][offset+size-1:offset].</td>
</tr>
<tr>
<td>19</td>
<td>S_SETREG_B32</td>
<td>Write some or all of the LSBs of S0 into a hardware register.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SIMM16 = {size[4:0], offset[4:0], hwRegId[5:0]}; offset is 0..31, size is 1..32.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hardware-reg = S0.u.</td>
</tr>
<tr>
<td>21</td>
<td>S_SETREG_IMM32_B32</td>
<td>Write some or all of the LSBs of IMM32 into a hardware register; this instruction requires a 32-bit literal constant.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SIMM16 = {size[4:0], offset[4:0], hwRegId[5:0]}; offset is 0..31, size is 1..32.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hardware-reg = LITERAL.</td>
</tr>
<tr>
<td>22</td>
<td>S_CALL_B64</td>
<td>Implements a short call, where the return address (the next instruction after the S_CALL_B64) is saved to D. Long calls should consider S_SWAPPC_B64 instead.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u64 = PC + 4;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC = PC + signext(SIMM16 * 4) + 4.</td>
</tr>
<tr>
<td>23</td>
<td>S_WAITCNT_VSCNT</td>
<td>Wait for the counts of outstanding vector store events -- vector memory stores and atomics that DO NOT return data -- to be at or below the specified level. This counter is not used in 'all-in-order' mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Waits for the following condition to hold before continuing:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>vscnt &lt;= S0.u[5:0] + S1.u[5:0].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Comparison is 6 bits, no clamping is applied for add overflow</td>
</tr>
<tr>
<td></td>
<td></td>
<td>To wait on a literal constant only, write 'null' for the GPR argument.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See also S_WAITCNT.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>24</td>
<td>S_WAITCNT_VMCNT</td>
<td>Wait for the counts of outstanding vector memory events -- everything except for memory stores and atomics-without-return -- to be at or below the specified level. When in 'all-in-order' mode, wait for all vector memory events.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Wait for the following condition to hold before continuing:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>vmcnt &lt;= $0.u[5:0] + $1.u[5:0].  // Comparison is 6 bits, no clamping is applied for add overflow</td>
</tr>
<tr>
<td></td>
<td></td>
<td>To wait on a literal constant only, write 'null' for the GPR argument or use S_WAITCNT.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See also S_WAITCNT.</td>
</tr>
<tr>
<td>25</td>
<td>S_WAITCNT_EXPCNT</td>
<td>Waits for the following condition to hold before continuing:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>expcnt &lt;= $0.u[2:0] + $1.u[2:0].  // Comparison is 3 bits, no clamping is applied for add overflow</td>
</tr>
<tr>
<td></td>
<td></td>
<td>To wait on a literal constant only, write 'null' for the GPR argument or use S_WAITCNT.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See also S_WAITCNT.</td>
</tr>
<tr>
<td>26</td>
<td>S_WAITCNT_LGKMCNT</td>
<td>Waits for the following condition to hold before continuing:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>lgkmcnt &lt;= $0.u[5:0] + $1.u[5:0].  // Comparison is 6 bits, no clamping is applied for add overflow</td>
</tr>
<tr>
<td></td>
<td></td>
<td>To wait on a literal constant only, write 'null' for the GPR argument or use S_WAITCNT.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See also S_WAITCNT.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 27     | S_SUBVECTOR_LOOPOCH_BEGIN | Begin execution of a subvector block of code. See also S_SUBVECTOR_LOOP_END.  
if(EXEC[63:0] == 0)  
  // no passes, skip entire loop  
  jump LABEL  
elif(EXEC_LO == 0)  
  // execute high pass only  
  D0 = EXEC_LO  
else  
  // execute low pass first, either running both passes or running low pass only  
  D0 = EXEC_HI  
  EXEC_HI = 0  
endif.  

Example:  
s_subvector_loop_begin s0, SKIP_ALL  
LOOP_START:  
  // instructions  
  // ...  
LOOP_END:  
s_subvector_loop_end s0, LOOP_START  
SKIP_ALL:  

This opcode is intended to be used in conjunction with S_SUBVECTOR_LOOP_END but there is no dedicated subvector state and internally it is equivalent to an S_CBRANCH with extra math. This opcode has well-defined semantics in wave32 mode but the author of this document is not aware of any practical wave32 programming scenario where it would make sense to use this opcode. |
| 28     | S_SUBVECTOR_LOOP_END   | End execution of a subvector block of code. See also S_SUBVECTOR_LOOP_START.  
if(EXEC_HI != 0)  
  EXEC_LO = D0  
elif(S0 == 0)  
  // done: executed low pass and skip high pass  
  nop  
else  
  // execute second pass of two-pass mode  
  EXEC_HI = D0  
  D0 = EXEC_L0  
  EXEC_L0 = 0  
  jump LABEL  
endif.  

This opcode is intended to be used in conjunction with S_SUBVECTOR_LOOP_BEGIN but there is no dedicated subvector state and internally it is equivalent to an S_CBRANCH with extra math. This opcode has well-defined semantics in wave32 mode but the author of this document is not aware of any practical wave32 programming scenario where it would make sense to use this opcode. |
12.3. SOP1 Instructions

Instructions in this format may use a 32-bit literal constant which occurs immediately after the instruction.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>S_MOV_B32</td>
<td>Move data to an SGPR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u = S0.u.$</td>
</tr>
<tr>
<td>4</td>
<td>S_MOV_B64</td>
<td>Move data to an SGPR.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = S0.u64.$</td>
</tr>
<tr>
<td>5</td>
<td>S_CMOV_B32</td>
<td>Conditionally move data to an SGPR when scalar condition code is true.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(SCC) then $D.u = S0.u;$ endif.</td>
</tr>
<tr>
<td>6</td>
<td>S_CMOV_B64</td>
<td>Conditionally move data to an SGPR when scalar condition code is true.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(SCC) then $D.u64 = S0.u64;$ endif.</td>
</tr>
<tr>
<td>7</td>
<td>S_NOT_B32</td>
<td>Bitwise negation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg S0;$ $SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>8</td>
<td>S_NOT_B64</td>
<td>Bitwise negation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D = \neg S0;$ $SCC = (D \neq 0)$.</td>
</tr>
<tr>
<td>9</td>
<td>S_WQM_B32</td>
<td>Computes whole quad mode for an active/valid mask. If any pixel in a quad is active, all pixels of the quad are marked active.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for $i$ in 0 ... opcode size in bits - 1 do $D[i] = (S0[(i &amp; \neg 3):(i</td>
</tr>
<tr>
<td>10</td>
<td>S_WQM_B64</td>
<td>Computes whole quad mode for an active/valid mask. If any pixel in a quad is active, all pixels of the quad are marked active.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for $i$ in 0 ... opcode size in bits - 1 do $D[i] = (S0[(i &amp; \neg 3):(i</td>
</tr>
<tr>
<td>11</td>
<td>S_BREV_B32</td>
<td>Reverse bits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u[31:0] = S0.u[0:31]$.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>12</td>
<td>S_BREV_B64</td>
<td>Reverse bits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.\text{u64}[63:0] = S0.\text{u64}[0:63].]</td>
</tr>
<tr>
<td>13</td>
<td>S_BCNT0_I32_B32</td>
<td>Count number of bits that are zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D = 0;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{for } i \in 0 \ldots \text{opcode_size_in_bits} - 1 \text{ do}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad D += (S0[i] == 0 ? 1 : 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{endfor;}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad SCC = (D != 0).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT0_I32_B32}(0\times00000000) =&gt; 32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT0_I32_B32}(0xcccccccc) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT0_I32_B32}(0xffffffff) =&gt; 0</td>
</tr>
<tr>
<td>14</td>
<td>S_BCNT0_I32_B64</td>
<td>Count number of bits that are zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D = 0;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{for } i \in 0 \ldots \text{opcode_size_in_bits} - 1 \text{ do}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad D += (S0[i] == 0 ? 1 : 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{endfor;}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad SCC = (D != 0).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT0_I32_B32}(0\times00000000) =&gt; 32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT0_I32_B32}(0xcccccccc) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT0_I32_B32}(0xffffffff) =&gt; 0</td>
</tr>
<tr>
<td>15</td>
<td>S_BCNT1_I32_B32</td>
<td>Count number of bits that are one.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D = 0;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{for } i \in 0 \ldots \text{opcode_size_in_bits} - 1 \text{ do}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad D += (S0[i] == 1 ? 1 : 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{endfor;}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad SCC = (D != 0).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT1_I32_B32}(0\times00000000) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT1_I32_B32}(0xcccccccc) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT1_I32_B32}(0xffffffff) =&gt; 32</td>
</tr>
<tr>
<td>16</td>
<td>S_BCNT1_I32_B64</td>
<td>Count number of bits that are one.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D = 0;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{for } i \in 0 \ldots \text{opcode_size_in_bits} - 1 \text{ do}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad D += (S0[i] == 1 ? 1 : 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad \text{endfor;}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad SCC = (D != 0).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT1_I32_B32}(0\times00000000) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT1_I32_B32}(0xcccccccc) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>\quad S_{BCNT1_I32_B32}(0xffffffff) =&gt; 32</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>17</td>
<td>S_FF0_I32_B32</td>
<td>Returns the bit position of the first zero from the LSB (least significant bit), or -1 if there are no zeros.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = -1; // Set if no zeros are found</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0 ... opcode_size_in_bits - 1 do // Search from LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if S0[i] == 0 then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = i;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>break for;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0xaaaaaaaa) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0x55555555) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0x00000000) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0xffffffff) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0xfffeffff) =&gt; 16</td>
</tr>
<tr>
<td>18</td>
<td>S_FF0_I32_B64</td>
<td>Returns the bit position of the first zero from the LSB (least significant bit), or -1 if there are no zeros.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = -1; // Set if no zeros are found</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0 ... opcode_size_in_bits - 1 do // Search from LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if S0[i] == 0 then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = i;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>break for;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0xaaaaaaaa) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0x55555555) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0x00000000) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0xffffffff) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF0_I32_B32(0xfffeffff) =&gt; 16</td>
</tr>
<tr>
<td>19</td>
<td>S_FF1_I32_B32</td>
<td>Returns the bit position of the first one from the LSB (least significant bit), or -1 if there are no ones.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = -1; // Set if no ones are found</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0 ... opcode_size_in_bits - 1 do // Search from LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if S0[i] == 1 then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = i;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>break for;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0xaaaaaaaa) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0x55555555) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0x00000000) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0xffffffff) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0x00010000) =&gt; 16</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>20</td>
<td>S_FF1_I32_B64</td>
<td>Returns the bit position of the first one from the LSB (least significant bit), or -1 if there are no ones.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = -1; // Set if no ones are found</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0 ... opcode_size_in_bits - 1 do // Search from LSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if S0[i] == 1 then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = i;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>break for;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0xaaaaaaaa) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0x55555555) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0x00000000) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0xffffffff) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FF1_I32_B32(0x00010000) =&gt; 16</td>
</tr>
<tr>
<td>21</td>
<td>S_FLBIT_I32_B32</td>
<td>Counts how many zeros before the first one starting from the MSB (most significant bit). Returns -1 if there are no ones.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = -1; // Set if no ones are found</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0 ... opcode_size_in_bits - 1 do // Note: search is from the MSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if S0[opcode_size_in_bits - 1 - i] == 1 then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = i;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>break for;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32_B32(0x00000000) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32_B32(0x0000cccc) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32_B32(0xffffffff3333) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32_B32(0x7fffffff) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32_B32(0x80000000) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32_B32(0xffffffff) =&gt; 0</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>22</td>
<td>S_FLBIT_I32_B64</td>
<td>Counts how many zeros before the first one starting from the MSB (most significant bit). Returns -1 if there are no ones.</td>
</tr>
<tr>
<td></td>
<td>D.i = -1; // Set if no ones are found</td>
<td></td>
</tr>
<tr>
<td></td>
<td>for i in 0 ... opcode_size_in_bits - 1 do</td>
<td></td>
</tr>
<tr>
<td></td>
<td>// Note: search is from the MSB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>if S0[opcode_size_in_bits - 1 - i] == 1 then</td>
<td></td>
</tr>
<tr>
<td></td>
<td>D.i = i;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>break for;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>endif;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>endfor.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Functional examples:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32_B32(0x00000000) =&gt; 0xffffffff</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32_B32(0x0000cccc) =&gt; 16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32_B32(0xffff3333) =&gt; 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32_B32(0x7ffffff) =&gt; 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32_B32(0x80000000) =&gt; 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32_B32(0xffffffff) =&gt; 0</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>S_FLBIT_I32</td>
<td>Counts how many bits in a row (from MSB to LSB) are the same as the sign bit. Returns -1 if all bits are the same.</td>
</tr>
<tr>
<td></td>
<td>D.i = -1; // Set if all bits are the same</td>
<td></td>
</tr>
<tr>
<td></td>
<td>for i in 1 ... opcode_size_in_bits - 1 do</td>
<td></td>
</tr>
<tr>
<td></td>
<td>// Note: search is from the MSB</td>
<td></td>
</tr>
<tr>
<td></td>
<td>if S0[opcode_size_in_bits - 1 - i] != S0[opcode_size_in_bits - 1] then</td>
<td></td>
</tr>
<tr>
<td></td>
<td>D.i = i;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>break for;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>endif;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>endfor.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Functional examples:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32(0x00000000) =&gt; 0xffffffff</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32(0x0000cccc) =&gt; 16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32(0xffff3333) =&gt; 16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32(0x7fffffff) =&gt; 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32(0x80000000) =&gt; 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>S_FLBIT_I32(0xffffffff) =&gt; 0xffffffff</td>
<td></td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>24</td>
<td>S_FLBIT_I32_I64</td>
<td>Counts how many bits in a row (from MSB to LSB) are the same as the sign bit. Returns -1 if all bits are the same.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = -1; // Set if all bits are the same</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 1 ... opcode.size_in_bits - 1 do</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Note: search is from the MSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if S0[opcode.size_in_bits - 1 - i] != S0[opcode.size_in_bits - 1] then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = i;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>break for;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32(0x00000000) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32(0x0000cccc) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32(0xffff3333) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32(0xffff0000) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_FLBIT_I32(0xffffffff) =&gt; 0xffffffff</td>
</tr>
<tr>
<td>25</td>
<td>S_SEXT_I32_I8</td>
<td>Sign extension of a signed byte.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = signext(S0.i[7:0]).</td>
</tr>
<tr>
<td>26</td>
<td>S_SEXT_I32_I16</td>
<td>Sign extension of a signed short.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = signext(S0.i[15:0]).</td>
</tr>
<tr>
<td>27</td>
<td>S_BITSET0_B32</td>
<td>Set a specific bit to zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[S0.u[4:0]] = 0.</td>
</tr>
<tr>
<td>28</td>
<td>S_BITSET0_B64</td>
<td>Set a specific bit to zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u64[S0.u[5:0]] = 0.</td>
</tr>
<tr>
<td>29</td>
<td>S_BITSET1_B32</td>
<td>Set a specific bit to one.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[S0.u[4:0]] = 1.</td>
</tr>
<tr>
<td>30</td>
<td>S_BITSET1_B64</td>
<td>Set a specific bit to one.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u64[S0.u[5:0]] = 1.</td>
</tr>
<tr>
<td>31</td>
<td>S_GETPC_B64</td>
<td>Save current program location. Destination receives the byte address of the next instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u64 = PC + 4.</td>
</tr>
<tr>
<td>32</td>
<td>S_SETPC_B64</td>
<td>Jump to a new location. S0.u64 is a byte address of the instruction to jump to.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC = S0.u64.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 33     | S_SWAPPC_B64 | Save current program location and jump to a new location. S0.u64 is a byte address of the instruction to jump to. Destination receives the byte address of the instruction immediately following the SWAPPC instruction.  
\[
D.u64 = PC + 4;  
PC = S0.u64.
\] |
| 34     | S_RFE_B64 | Return from exception handler and continue. This instruction may only be used within a trap handler.  
\[
PRIV = 0;  
PC = S0.u64.
\] |
| 36     | S_AND_SAVEEXEC_B64 | Bitwise AND with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
D.u64 = EXEC;  
EXEC = S0.u64 & EXEC;  
SCC = (EXEC != 0).
\] |
| 37     | S_OR_SAVEEXEC_B64 | Bitwise OR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
D.u64 = EXEC;  
EXEC = S0.u64 | EXEC;  
SCC = (EXEC != 0).
\] |
| 38     | S_XOR_SAVEEXEC_B64 | Bitwise XOR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
D.u64 = EXEC;  
EXEC = S0.u64 ^ EXEC;  
SCC = (EXEC != 0).
\] |
| 39     | S_ANDN2_SAVEEXEC_B64 | Bitwise ANDN2 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
D.u64 = EXEC;  
EXEC = S0.u64 & ~EXEC;  
SCC = (EXEC != 0).
\] |
| 40     | S_ORN2_SAVEEXEC_B64 | Bitwise ORN2 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
D.u64 = EXEC;  
EXEC = S0.u64 | ~EXEC;  
SCC = (EXEC != 0).
\] |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 41     | S_NAND_SAVEEXEC_B64 | Bitwise NAND with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
```c
D.u64 = EXEC;
EXEC = ~(S0.u64 & EXEC);
SCC = (EXEC != 0).
```
| 42     | S_NOR_SAVEEXEC_B64  | Bitwise NOR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
```c
D.u64 = EXEC;
EXEC = ~(S0.u64 | EXEC);
SCC = (EXEC != 0).
```
| 43     | S_XNOR_SAVEEXEC_B64 | Bitwise XNOR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
```c
D.u64 = EXEC;
EXEC = ~(S0.u64 ^ EXEC);
SCC = (EXEC != 0).
```
| 44     | S_QUADMASK_B32      | Reduce a pixel mask to a quad mask. To perform the inverse operation see S_BITREPLICATE_B64_B32.  
```c
D = 0;
for i in 0 ... (opcode.size_in_bits / 4) - 1 do
    D[i] = (S0[i * 4 + 3:i * 4] != 0);
endfor;
SCC = (D != 0).
```
| 45     | S_QUADMASK_B64      | Reduce a pixel mask to a quad mask. To perform the inverse operation see S_BITREPLICATE_B64_B32.  
```c
D = 0;
for i in 0 ... (opcode.size_in_bits / 4) - 1 do
    D[i] = (S0[i * 4 + 3:i * 4] != 0);
endfor;
SCC = (D != 0).
```
| 46     | S_MOVRELS_B32       | Move from a relative source address.  
```c
SGPR[D.addr].u32 = SGPR[S0.addr+M0[31:0]].u32
```
Example: The following instruction sequence will perform a move `s5 <= s17:`  
```c
s_mov_b32 m0, 10
s_movrels_b32 s5, s7
```
| 47     | S_MOVRELS_B64       | Move from a relative source address. The index in M0.u must be even for this operation.  
```c
SGPR[D.addr].u64 = SGPR[S0.addr+M0[31:0]].u64
```
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>48</td>
<td>S_MOVERELD_B32</td>
<td>Move to a relative destination address.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[SGPR[D.addr+M0[31:0]].u32 = SGPR[S0.addr].u32]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example: The following instruction sequence will perform a move ( s_{15} \leftarrow s_{7} ):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( s_{\text{mov}} ) ( m_{0} ), 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( s_{\text{movreld}} ) ( s_{5} ), ( s_{7} )</td>
</tr>
<tr>
<td>49</td>
<td>S_MOVERELD_B64</td>
<td>Move to a relative destination address. The index in ( M_{0}.u ) must be even for this operation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[SGPR[D.addr+M0[31:0]].u64 = SGPR[S0.addr].u64]</td>
</tr>
<tr>
<td>52</td>
<td>S_ABS_I32</td>
<td>Integer absolute value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.i = (S.i &lt; 0 ? -S.i : S.i); )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( SCC = (D.i != 0). )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( S_{\text{ABS}} )( I_{32}(0x00000001) ) ( \rightarrow 0x00000001 )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( S_{\text{ABS}} )( I_{32}(0x7fffffff) ) ( \rightarrow 0x7fffffff )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( S_{\text{ABS}} )( I_{32}(0x80000000) ) ( \rightarrow 0x80000000 ) // Note this is negative!</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( S_{\text{ABS}} )( I_{32}(0x80000001) ) ( \rightarrow 0x7fffffff )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( S_{\text{ABS}} )( I_{32}(0x80000002) ) ( \rightarrow 0x7fffffff )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( S_{\text{ABS}} )( I_{32}(0xffffffff) ) ( \rightarrow 0x00000001 )</td>
</tr>
<tr>
<td>55</td>
<td>S_ANDN1_SAVEXEC_B64</td>
<td>Bitwise ANDN1 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.u64 = EXEC; ) ( EXEC = ~S0.u64 &amp; EXEC; ) ( SCC = (EXEC != 0). )</td>
</tr>
<tr>
<td>56</td>
<td>S_ORN1_SAVEXEC_B64</td>
<td>Bitwise ORN1 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.u64 = EXEC; ) ( EXEC = ~S0.u64</td>
</tr>
<tr>
<td>57</td>
<td>S_ANDN1_WREXEC_B64</td>
<td>Bitwise ANDN1 with EXEC mask. Unlike the SAVEXEC series of opcodes, the value written to destination SGPRs is the result of the bitwise-op result. EXEC and the destination SGPRs will have the same value at the end of this instruction. This instruction is intended to accelerate waterfailing.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( EXEC = ~S0.u64 &amp; EXEC; ) ( D.u64 = EXEC; ) ( SCC = (EXEC != 0). )</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 58     | S_ANDN2_WREXEC_B64 | Bitwise ANDN2 with EXEC mask. Unlike the SAVEEXEC series of opcodes, the value written to destination SGPRs is the result of the bitwise-op result. EXEC and the destination SGPRs will have the same value at the end of this instruction. This instruction is intended to accelerate waterfalling.  

\[
\begin{align*}
\text{EXEC} &= S0.u64 &\text{~EXEC};\\
D.u64 &= \text{EXEC};\\
\text{SCC} &= (\text{EXEC} \neq 0).
\end{align*}
\]

In particular, the following sequence of waterfall code is optimized by using a WREXEC instead of two separate scalar ops:

```
// V0 holds the index value per lane
// save exec mask for restore at the end
s_mov_b64 s2, exec
// exec mask of remaining (unprocessed) threads
s_mov_b64 s4, exec
loop:
// get the index value for the first active lane
v_readfirstlane_b32 s0, v0
// find all other lanes with same index value
v_cmpx_eq s0, v0
<OP>       // do the operation using the current EXEC mask. S0 holds the index.
// mask out thread that was just executed
// s_andn2_b64 s4, s4, exec
// s_mov_b64 exec, s4
s_andn2_wrexec_b64 s4, s4  // replaces above 2 ops  
// repeat until EXEC==0
s_cbranch_scc1 loop
s_mov_b64 exec, s2
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 59     | S_BITREPLICATE_B64_B32 | Replicate the low 32 bits of S0 by 'doubling' each bit.  

\[
\text{for } i \text{ in } 0 \ldots 31 \text{ do} \\
\text{D.u64}[i * 2 + 0] = S0.u32[i] \\
\text{D.u64}[i * 2 + 1] = S0.u32[i] \\
\text{endfor.}
\]

This opcode can be used to convert a quad mask into a pixel mask; given quad mask in s0, the following sequence will produce a pixel mask in s2:

```
s_bitreplicate_b64 s2, s0
s_bitreplicate_b64 s2, s2
```
To perform the inverse operation see S_QUADMASK_B64.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 60     | S_AND_SAVEEXEC_B32 | Bitwise AND with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  

\[
\begin{align*}
\text{D.u32} &= \text{EXEC}_\text{LO};\\
\text{EXEC}_\text{LO} &= S0.u32 \& \text{EXEC}_\text{LO};\\
\text{SCC} &= (\text{EXEC}_\text{LO} \neq 0).
\end{align*}
\]
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 61     | S_OR_SAVEEXEC_B32 | Bitwise OR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
\begin{align*}
D.u32 &= \text{EXEC}_L0; \\
\text{EXEC}_L0 &= S0.u32 \mid \text{EXEC}_L0; \\
\text{SCC} &= (\text{EXEC}_L0 \neq 0).
\end{align*}
\] |
| 62     | S_XOR_SAVEEXEC_B32 | Bitwise XOR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
\begin{align*}
D.u32 &= \text{EXEC}_L0; \\
\text{EXEC}_L0 &= S0.u32 \not\!\not\!\not \ \text{EXEC}_L0; \\
\text{SCC} &= (\text{EXEC}_L0 \neq 0).
\end{align*}
\] |
| 63     | S_ANDN2_SAVEEXEC_B32 | Bitwise ANDN2 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
\begin{align*}
D.u32 &= \text{EXEC}_L0; \\
\text{EXEC}_L0 &= S0.u32 \& \not\!\not\!\not \ \text{EXEC}_L0; \\
\text{SCC} &= (\text{EXEC}_L0 \neq 0).
\end{align*}
\] |
| 64     | S_ORN2_SAVEEXEC_B32 | Bitwise ORN2 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
\begin{align*}
D.u32 &= \text{EXEC}_L0; \\
\text{EXEC}_L0 &= S0.u32 \mid \not\!\not\!\not \ \text{EXEC}_L0; \\
\text{SCC} &= (\text{EXEC}_L0 \neq 0).
\end{align*}
\] |
| 65     | S_NAND_SAVEEXEC_B32 | Bitwise NAND with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
\begin{align*}
D.u32 &= \text{EXEC}_L0; \\
\text{EXEC}_L0 &= \not\!\not\!\not (S0.u32 \& \text{EXEC}_L0); \\
\text{SCC} &= (\text{EXEC}_L0 \neq 0).
\end{align*}
\] |
| 66     | S_NOR_SAVEEXEC_B32 | Bitwise NOR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
\begin{align*}
D.u32 &= \text{EXEC}_L0; \\
\text{EXEC}_L0 &= \not\!\not\!\not (S0.u32 \mid \text{EXEC}_L0); \\
\text{SCC} &= (\text{EXEC}_L0 \neq 0).
\end{align*}
\] |
| 67     | S_XNOR_SAVEEXEC_B32 | Bitwise XNOR with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  
\[
\begin{align*}
D.u32 &= \text{EXEC}_L0; \\
\text{EXEC}_L0 &= \not\!\not\!\not (S0.u32 \not\!\not\!\not \ \text{EXEC}_L0); \\
\text{SCC} &= (\text{EXEC}_L0 \neq 0).
\end{align*}
\] |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 68     | S_ANDN1_SAVEEXEC_B32 | Bitwise ANDN1 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  

\[
D.u32 = \text{EXEC}_L0;  
\text{EXEC}_L0 = \sim S0.u32 \& \text{EXEC}_L0;  
\text{SCC} = (\text{EXEC}_L0 \neq 0).
\] |
| 69     | S_ORN1_SAVEEXEC_B32 | Bitwise ORN1 with EXEC mask. The original EXEC mask is saved to the destination SGPRs before the bitwise operation is performed.  

\[
D.u32 = \text{EXEC}_L0;  
\text{EXEC}_L0 = \sim S0.u32 | \text{EXEC}_L0;  
\text{SCC} = (\text{EXEC}_L0 \neq 0).
\] |
| 70     | S_ANDN1_WREXEC_B32 | Bitwise ANDN1 with EXEC mask. Unlike the SAVEEXEC series of opcodes, the value written to destination SGPRs is the result of the bitwise-op result. EXEC and the destination SGPRs will have the same value at the end of this instruction. This instruction is intended to accelerate waterfalling.  

\[
\text{EXEC}_L0 = \sim S0.u32 \& \text{EXEC}_L0;  
D.u32 = \text{EXEC}_L0;  
\text{SCC} = (\text{EXEC}_L0 \neq 0).
\] |
| 71     | S_ANDN2_WREXEC_B32 | Bitwise ANDN2 with EXEC mask. Unlike the SAVEEXEC series of opcodes, the value written to destination SGPRs is the result of the bitwise-op result. EXEC and the destination SGPRs will have the same value at the end of this instruction. This instruction is intended to accelerate waterfalling. See S_ANDN2_WREXEC_B64 for example code.  

\[
\text{EXEC}_L0 = S0.u32 \& \sim \text{EXEC}_L0;  
D.u32 = \text{EXEC}_L0;  
\text{SCC} = (\text{EXEC}_L0 \neq 0).
\] |
| 73     | S_MOVRELSD_2_B32 | Move from a relative source address to a relative destination address, with different offsets.  

\[
\text{SGPR}[D.\text{addr}+M0[25:16]].u32 = \text{SGPR}[S0.\text{addr}+M0[9:0]].u32
\] 

Example: The following instruction sequence will perform a move s25 <= s17:  
s_mov_b32 m0, ((20 << 16) | 10)  
s_movrelsd_2_b32 s5, s7

### 12.4. SOPC Instructions

Instructions in this format may use a 32-bit literal constant which occurs immediately after the instruction.
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_CMP_EQ_I32</td>
<td>Compare two integers for equality. Note that S_CMP_EQ_I32 and</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S_CMP_EQ_U32 are identical opcodes, but both are provided for</td>
</tr>
<tr>
<td></td>
<td></td>
<td>symmetry.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (S0 == S1).</td>
</tr>
<tr>
<td>1</td>
<td>S_CMP_LG_I32</td>
<td>Compare two integers for inequality. Note that S_CMP_LG_I32 and S_CMP_LG_U32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>are identical opcodes, but both are provided for symmetry.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (S0 != S1).</td>
</tr>
<tr>
<td>2</td>
<td>S_CMP_GT_I32</td>
<td>SCC = (S0.i &gt; S1.i).</td>
</tr>
<tr>
<td>3</td>
<td>S_CMP_GE_I32</td>
<td>SCC = (S0.i &gt;= S1.i).</td>
</tr>
<tr>
<td>4</td>
<td>S_CMP_LT_I32</td>
<td>SCC = (S0.i &lt; S1.i).</td>
</tr>
<tr>
<td>5</td>
<td>S_CMP_LE_I32</td>
<td>SCC = (S0.i &lt;= S1.i).</td>
</tr>
<tr>
<td>6</td>
<td>S_CMP_EQ_U32</td>
<td>Compare two integers for equality. Note that S_CMP_EQ_I32 and S_CMP_EQ_U32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>are identical opcodes, but both are provided for symmetry.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (S0 == S1).</td>
</tr>
<tr>
<td>7</td>
<td>S_CMP_LG_U32</td>
<td>Compare two integers for inequality. Note that S_CMP_LG_I32 and S_CMP_LG_U32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>are identical opcodes, but both are provided for symmetry.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SCC = (S0 != S1).</td>
</tr>
<tr>
<td>8</td>
<td>S_CMP_GT_U32</td>
<td>SCC = (S0.u &gt; S1.u).</td>
</tr>
<tr>
<td>9</td>
<td>S_CMP_GE_U32</td>
<td>SCC = (S0.u &gt;= S1.u).</td>
</tr>
<tr>
<td>10</td>
<td>S_CMP_LT_U32</td>
<td>SCC = (S0.u &lt; S1.u).</td>
</tr>
<tr>
<td>11</td>
<td>S_CMP_LE_U32</td>
<td>SCC = (S0.u &lt;= S1.u).</td>
</tr>
<tr>
<td>12</td>
<td>S_BITCMP0_B32</td>
<td>SCC = (S0.u[S1.u[4:0]] == 0).</td>
</tr>
<tr>
<td>13</td>
<td>S_BITCMP1_B32</td>
<td>SCC = (S0.u[S1.u[4:0]] == 1).</td>
</tr>
<tr>
<td>14</td>
<td>S_BITCMP0_B64</td>
<td>SCC = (S0.u64[S1.u[5:0]] == 0).</td>
</tr>
<tr>
<td>15</td>
<td>S_BITCMP1_B64</td>
<td>SCC = (S0.u64[S1.u[5:0]] == 1).</td>
</tr>
<tr>
<td>16</td>
<td>S_CMP_EQ_U64</td>
<td>SCC = (S0.i64 == S1.i64).</td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 12.5. SOPP Instructions

![SOUP Instruction Format](image)
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0      | S_NOP          | Do nothing. Repeat NOP 1..16 times based on SIMM16[3:0] -- 0x0 = 1 time, 0xf = 16 times.  
Examples:
  s_nop 0       // Wait 1 cycle.
  s_nop 0xf     // Wait 16 cycles.                                                                                               |
| 1      | S_ENDPGM       | End of program; terminate wavefront. The hardware implicitly executes S_WAITCNT 0 and S_WAITCNT_VSCNT 0 before executing this instruction. See S_ENDPGM_SAVED for the context-switch version of this instruction and S_ENDPGM_ORDERED_PS_DONE for the POPS critical region version of this instruction. |
| 2      | S_BRANCH       | Perform an unconditional short jump. For a long jump, use S_SETPC_B64.  
PC = PC + signext(SIMM16 * 4) + 4. // short jump.  
Examples:
  s_branch label // Set SIMM16 = +4 = 0x0004  
s_nop 0        // 4 bytes  
label:  
s_nop 0       // 4 bytes  
s_branch label // Set SIMM16 = -8 = 0xffff8 |
| 3      | S_WAKEUP       | Allow a wave to 'ping' all the other waves in its threadgroup to force them to wake up early from an S_SLEEP instruction. The ping is ignored if the waves are not sleeping. This allows for efficient polling on a memory location. The waves which are polling can sit in a long S_SLEEP between memory reads, but the wave which writes the value can tell them all to wake up early now that the data is available. This is useful for fBarrier implementations (speedup). This method is also safe from races because if any wave misses the ping, everything still works fine (waves which missed it just complete their S_SLEEP).  
If the wave executing S_WAKEUP is in a threadgroup (in_tg set), then it will wake up all waves associated with the same threadgroup ID. Otherwise, S_WAKEUP is treated as an S_NOP. |
| 4      | S_CBRANCH_SCC0 | Perform a conditional short jump when SCC is zero.  
if(SCC == 0) then  
  PC = PC + signext(SIMM16 * 4) + 4;  
endif.                                                                 |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>S_CBRANCH_VCCNZ</td>
<td>Perform a conditional short jump when VCC is nonzero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>S_CBRANCH_EXECZ</td>
<td>Perform a conditional short jump when EXEC is zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>S_CBRANCH_EXECNZ</td>
<td>Perform a conditional short jump when EXEC is nonzero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>S_BARRIER</td>
<td>Synchronize waves within a threadgroup. If not all waves of the threadgroup have been created yet, waits for entire group before proceeding. If some waves in the threadgroup have already terminated, this waits on only the surviving waves. Barriers are legal inside trap handlers.</td>
</tr>
<tr>
<td>11</td>
<td>S_SETKILL</td>
<td>Set KILL bit to value of SIMM16[0]. Used primarily for debugging kill wave host command behavior.</td>
</tr>
<tr>
<td>12</td>
<td>S_WAITCNT</td>
<td>Wait for the counts of outstanding lds, vector-memory and export/vmem-write-data to be at or below the specified levels.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>S_SETHALT</td>
<td>S_SETHALT can set/clear the HALT or FATAL_HALT status bits. The particular status bit is chosen by halt type control as indicated in SIMM16[2]; 0 = HALT bit select; 1 = FATAL_HALT bit select.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## RDNA 2 Instruction Set Architecture

### 12.5. SOPP Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 14     | S_SLEEP                   | Cause a wave to sleep for \((64 \times \text{SIMM16}[6:0] - 1) .. 64 \times \text{SIMM16}[6:0])\) clocks. The exact amount of delay is approximate. Compare with S_NOP. When SIMM16[6:0] is zero then no sleep occurs.  
Examples:  
```
s_sleep 0 // Wait for 0 clocks.
s_sleep 1 // Wait for 1-64 clocks.
s_sleep 2 // Wait for 65-128 clocks.
``` |
| 15     | S_SETPRIOR                | User settable wave priority is set to SIMM16[1:0], 0 = lowest, 3 = highest. The overall wave priority is \((\text{SPIPrio}[1:0] + \text{UserPrio}[1:0], \text{WaveAge}[3:0])\). |
| 16     | S_SENDMSG                 | Send a message upstream to VGT or the interrupt handler. SIMM16[9:0] contains the message type.                                                                                                            |
| 17     | S_SENDMSGHALT             | Send a message and then HALT the wavefront; see S_SENDMSG for details.                                                                                                                                    |
| 18     | S_TRAP                    | Enter the trap handler. This instruction may be generated internally as well in response to a host trap (HT = 1) or an exception. TrapID 0 is reserved for hardware use and should not be used in a shader-generated trap.  
```
TrapID = SIMM16[7:0];
Wait for all instructions to complete;
(TTMP1, TTMP0) = \{1'h0, PCRewind[5:0], HT[0], TrapID[7:0], PC[47:0]\};
PC = TBA; // trap base address
PRIV = 1.
``` |
| 19     | S_ICACHE_INV              | Invalidate entire L0 instruction cache.                                                                                                                                                                   |
|        |                           | The hardware invalidates the instruction buffer, so no S_NOP instructions are required after S_ICACHE_INV.                                                                                               |
| 22     | S_TTRACEDATA              | Send M0 as user data to the thread trace stream.                                                                                                                                                           |
| 23     | S_CBRANCH_CDBGESY         | Perform a conditional short jump when the system debug flag is set. \[if(conditional_debug_system != 0) then\]  
```
PC = PC + signext(SIMM16 \times 4) + 4;
```  
```
endif.
``` |
| 24     | S_CBRANCH_CDBGUSER        | Perform a conditional short jump when the user debug flag is set. \[if(conditional_debug_user != 0) then\]  
```
PC = PC + signext(SIMM16 \times 4) + 4;
```  
```
endif.
```
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>S_CBRANCH_CDBGSYS  S_OR_USER</td>
<td>Perform a conditional short jump when either the system or the user debug flag are set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(conditional_debug_system</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC = PC + signext(SIMM16 * 4) + 4;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>26</td>
<td>S_CBRANCH_CDBGSYS  S_AND_USER</td>
<td>Perform a conditional short jump when both the system and the user debug flag are set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(conditional_debug_system &amp;&amp; conditional_debug_user) then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>PC = PC + signext(SIMM16 * 4) + 4;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>27</td>
<td>S_ENDPGM_SAVED</td>
<td>End of program; signal that a wave has been saved by the context-switch trap handler and terminate wavefront. The hardware implicitly executes S_WAITCNT 0 and S_WAITCNT_VSCNT 0 before executing this instruction. See S_ENDPGM for additional variants.</td>
</tr>
<tr>
<td>30</td>
<td>S_ENDPGM_ORDERED  _PS_DONE</td>
<td>End of program; signal that a wave has exited its POPS critical section and terminate wavefront. The hardware implicitly executes S_WAITCNT 0 and S_WAITCNT_VSCNT 0 before executing this instruction. This instruction is an optimization that combines S_SENDMSG(MSG_ORDERED_PS_DONE) and S_ENDPGM; there may be cases where you still need to send the message separately, in which case the shader must end with a regular S_ENDPGM instruction. See S_ENDPGM for additional variants.</td>
</tr>
<tr>
<td>31</td>
<td>S_CODE_END</td>
<td>Generate an illegal instruction interrupt.</td>
</tr>
</tbody>
</table>

This instruction should NEVER appear in typical shader code. It is used to pad the end of a shader program to make it easier for analysis programs to locate the end of a shader program buffer. Use of this opcode in an embedded shader block may cause analysis tools to fail.

To unambiguously mark the end of a shader buffer, this instruction must be specified five times in a row (total of 20 bytes) and analysis tools must ensure the opcode occurs at least five times to be certain they are at the end of the buffer. This is because the bit pattern generated by this opcode could incidentally appear in a valid instruction’s second dword, literal constant or as part of a multi-DWORD image instruction.

In short: do not embed this opcode in the middle of a valid shader program. Do use this opcode 5 times at the end of a shader program to clearly mark the end of the program.

Example:

...s_endpgm     // last real instruction in shader buffer
s_code_end     // 1
s_code_end     // 2
s_code_end     // 3
s_code_end     // 4
s_code_end     // done!
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>S_INST_PREFETCH</td>
<td>Change instruction prefetch mode.</td>
</tr>
</tbody>
</table>

SIMM16[1:0] specifies the prefetch mode to switch to. Defined prefetch modes are:

- 0: reserved
- 1: SQ_PREFETCH_1_LINE -- prefetch 1 line
- 2: SQ_PREFETCH_2_LINES -- prefetch 2 lines
- 3: SQ_PREFETCH_3_LINES -- prefetch 3 lines

SIMM16[15:2] must be set to zero.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>33</td>
<td>S_CLAUSE</td>
<td>Mark the beginning of a clause. The next instruction determines the clause type, which may be one of the following types.</td>
</tr>
</tbody>
</table>

- Texture, Buffer, Global, Scratch (clause may not mix atomics, loads & stores)
- Flat (loads, stores and atomics may not be combined in a clause)
- LDS
- SMEM
- VALU

Halting and killing a wave will break the clause.

The clause length is: \((\text{SIMM16}[5:0] + 1)\), and clauses must be 2 instructions or longer and no more than 63 instructions.

SIMM16[11:8] determines the number of instructions per clause break, in the range 0..15. If SIMM16[11:8] == 0 then there are no clause breaks.

The following instruction types cannot appear in a clause:

- SALU
- Export
- Branch
- Message
- GDS
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>35</td>
<td>S_WAITCNT_DEPCTR</td>
<td>Bit mask of which dependency counters to wait to be zero, intended for debug and bug-workarounds.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Waits for all of the following conditions to hold before continuing:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>va_ssrc == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>hold_cnt == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>vm_vsrc &lt;= SIMM16[4:2]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>va_vcc == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>sa_sdst == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Some wait values are smaller than the counters: the max &quot;wait&quot; value means &quot;don't wait on this counter&quot;. For example, VM_VSRC is 4 bits, but the wait field for VM_VSRC is only 3 bits. The value 7 means don't wait on VM_VSRC, 6 means wait for VM_VSRC &lt;= 6, etc. The wait value for VA_VCC is just 1 bit even though the counter is 3 bits: 0 = wait for va_vcc==0, 1 = don't wait on va_vcc.</td>
</tr>
<tr>
<td>36</td>
<td>S_ROUND_MODE</td>
<td>Set floating point round mode using an immediate constant. Avoids wait state penalty that would be imposed by S_SETREG.</td>
</tr>
<tr>
<td>37</td>
<td>S_DENORM_MODE</td>
<td>Set floating point denormal mode using an immediate constant. Avoids wait state penalty that would be imposed by S_SETREG.</td>
</tr>
<tr>
<td>40</td>
<td>S_TTRACEDATA_IMM</td>
<td>Send SIMM16[7:0] as user data to the thread trace stream.</td>
</tr>
</tbody>
</table>

### 12.5.1. Send Message

The S_SENDMSG instruction encodes the message type in M0, and can also send data from the SIMM16 field and in some cases from EXEC.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>none</td>
<td>0</td>
<td>-</td>
<td>illegal</td>
</tr>
<tr>
<td>GS</td>
<td>2</td>
<td>0=nop, 1=cut, 2=emit, 3=emit-cut</td>
<td>GS output. M0[4:0]=gs-waveID, SIMM[9:8] = stream-id</td>
</tr>
<tr>
<td>GS-done</td>
<td>3</td>
<td>-</td>
<td>used in context switching</td>
</tr>
<tr>
<td>Save wave</td>
<td>4</td>
<td>-</td>
<td>stop new wave generation</td>
</tr>
<tr>
<td>Stall Wave Gen</td>
<td>5</td>
<td>-</td>
<td>halt all running waves of this vmid</td>
</tr>
<tr>
<td>Halt Waves</td>
<td>6</td>
<td>-</td>
<td>POPS ordered section done</td>
</tr>
<tr>
<td>Ordered PS Done</td>
<td>7</td>
<td>-</td>
<td>Request GS space in parameter cache. M0[9:0] = number of vertices, M0[22:12] = number of primitives.</td>
</tr>
</tbody>
</table>
### 12.6. SMEM Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_LOAD_DWORD</td>
<td>Read 1 dword from scalar data cache. If the offset is specified as an SGPR, the SGPR contains an UNSIGNED BYTE offset (the 2 LSBs are ignored). If the offset is specified as an immediate 21-bit constant, the constant is a SIGNED BYTE offset.</td>
</tr>
<tr>
<td>1</td>
<td>S_LOAD_DWORDX2</td>
<td>Read 2 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>2</td>
<td>S_LOAD_DWORDX4</td>
<td>Read 4 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>3</td>
<td>S_LOAD_DWORDX8</td>
<td>Read 8 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>4</td>
<td>S_LOAD_DWORDX16</td>
<td>Read 16 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>8</td>
<td>S_BUFFER_LOAD_DWORD</td>
<td>Read 1 dword from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>9</td>
<td>S_BUFFER_LOAD_DWORDX2</td>
<td>Read 2 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>10</td>
<td>S_BUFFER_LOAD_DWORDX4</td>
<td>Read 4 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>11</td>
<td>S_BUFFER_LOAD_DWORDX8</td>
<td>Read 8 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>12</td>
<td>S_BUFFER_LOAD_DWORDX16</td>
<td>Read 16 dwords from scalar data cache. See S_LOAD_DWORD for details on the offset input.</td>
</tr>
<tr>
<td>31</td>
<td>S_GL1_INV</td>
<td>Invalidate the GL1 cache only.</td>
</tr>
<tr>
<td>32</td>
<td>S_DCACHE_INV</td>
<td>Invalidate the scalar data L0 cache.</td>
</tr>
<tr>
<td>36</td>
<td>S_MEMTIME</td>
<td>Return current 64-bit timestamp.</td>
</tr>
<tr>
<td>37</td>
<td>S_MEMREALTIME</td>
<td>Return current 64-bit RTC.</td>
</tr>
<tr>
<td>38</td>
<td>S_ATC_PROBE</td>
<td>Probe or prefetch an address into the SQC data cache.</td>
</tr>
<tr>
<td>39</td>
<td>S_ATC_PROBE_BUFFER</td>
<td>Probe or prefetch an address into the SQC data cache.</td>
</tr>
</tbody>
</table>

### 12.7. VOP2 Instructions

<table>
<thead>
<tr>
<th>VOP2</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
Instructions in this format may use a 32-bit literal constant, DPP or SDWA which occurs immediately after the instruction.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>V_CNDMASK_B32</td>
<td>Conditional mask on each thread. In VOP3 the VCC source may be a scalar GPR specified in S2.u. Floating-point modifiers are valid for this instruction if S0.u and S1.u are 32-bit floating point values. This instruction is suitable for negating or taking the absolute value of a floating-point value.</td>
</tr>
<tr>
<td>2</td>
<td>V_DOT2C_F32_F16</td>
<td>Dot product of packed FP16 values, accumulate with destination.</td>
</tr>
<tr>
<td>3</td>
<td>V_ADD_F32</td>
<td>Add two single-precision values. 0.5ULP precision, denormals are supported.</td>
</tr>
<tr>
<td>4</td>
<td>V_SUB_F32</td>
<td>Subtract the second single-precision input from the first input.</td>
</tr>
<tr>
<td>5</td>
<td>V_SUBREV_F32</td>
<td>Subtract the first single-precision input from the second input.</td>
</tr>
<tr>
<td>6</td>
<td>V_FMAC_LEGACY_F32_2</td>
<td>Multiply two single-precision values and accumulate the result with the destination. Follows DX9 rules where 0.0 times anything produces 0.0 (this is not IEEE compliant).</td>
</tr>
<tr>
<td>7</td>
<td>V_MUL_LEGACY_F32</td>
<td>Multiply two single-precision values. Follows DX9 rules where 0.0 times anything produces 0.0 (this is not IEEE compliant).</td>
</tr>
<tr>
<td>8</td>
<td>V_MUL_F32</td>
<td>Multiply two single-precision values. 0.5ULP precision, denormals are supported.</td>
</tr>
<tr>
<td>9</td>
<td>V_MUL_I32_I24</td>
<td>Multiply two signed 24-bit integers and store the result as a signed 32-bit integer. This opcode is as efficient as basic single-precision opcodes since it utilizes the single-precision floating point multiplier. See also V_MUL_HI_I32_I24.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 10     | V_MUL_HI_I32_I24 | Multiply two signed 24-bit integers and store the high 32 bits of the result as a signed 32-bit integer. See also V_MUL_I32_I24.  
D.i32 = (S0.i24 * S1.i24)>>32; |
| 11     | V_MUL_U32_U24 | Multiply two unsigned 24-bit integers and store the result as an unsigned 32-bit integer. This opcode is as efficient as basic single-precision opcodes since it utilizes the single-precision floating point multiplier. See also V_MUL_HI_U32_U24.  
D.u32 = S0.u24 * S1.u24. |
| 12     | V_MUL_HI_U32_U24 | Multiply two unsigned 24-bit integers and store the high 32 bits of the result as an unsigned 32-bit integer. See also V_MUL_U32_U24.  
D.u32 = (S0.u24 * S1.u24)>>32. |
| 13     | V_DOT4C_I32_I8 | Dot product of packed byte values, accumulate with destination.  
D.i32 =  
S0.i8[0] * S1.i8[0] +  
S0.i8[1] * S1.i8[1] +  
S0.i8[2] * S1.i8[2] +  
| 15     | V_MIN_F32 | Compute the minimum of two single-precision floats.  
D.f32 = min(S0.f32,S1.f32);  
if (IEEE_MODE && S0.f == sNaN)  
D.f = Quiet(S0.f);  
else if (IEEE_MODE && S1.f == sNaN)  
D.f = Quiet(S1.f);  
else if (S0.f == NaN)  
D.f = S1.f;  
else if (S1.f == NaN)  
D.f = S0.f;  
else if (S0.f == +0.0 && S1.f == -0.0)  
D.f = S1.f;  
else if (S0.f == -0.0 && S1.f == +0.0)  
D.f = S0.f;  
else  
// Note: there's no IEEE special case here like there is for V_MAX_F32.  
D.f = (S0.f < S1.f ? S0.f : S1.f);  
endif. |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>V_MAX_F32</td>
<td>Compute the maximum of two single-precision floats.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f32 = max(S0.f32, S1.f32);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (IEEE_MODE &amp;&amp; S0.f == sNaN)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = Quiet(S0.f);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (IEEE_MODE &amp;&amp; S1.f == sNaN)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = Quiet(S1.f);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (S0.f == NaN)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S1.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (S1.f == NaN)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S0.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (S0.f == +0.0 &amp;&amp; S1.f == -0.0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S0.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (S0.f == -0.0 &amp;&amp; S1.f == +0.0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S1.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (IEEE_MODE)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (S0.f &gt;= S1.f ? S0.f : S1.f);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (S0.f &gt; S1.f ? S0.f : S1.f);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>17</td>
<td>V_MIN_I32</td>
<td>Compute the minimum of two signed integers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = (S0.i32 &lt; S1.i32 ? S0.i32 : S1.i32).</td>
</tr>
<tr>
<td>18</td>
<td>V_MAX_I32</td>
<td>Compute the maximum of two signed integers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = (S0.i32 &gt;= S1.i32 ? S0.i32 : S1.i32).</td>
</tr>
<tr>
<td>19</td>
<td>V_MIN_U32</td>
<td>Compute the minimum of two unsigned integers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = (S0.u32 &lt; S1.u32 ? S0.u32 : S1.u32).</td>
</tr>
<tr>
<td>20</td>
<td>V_MAX_U32</td>
<td>Compute the maximum of two unsigned integers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = (S0.u32 &gt;= S1.u32 ? S0.u32 : S1.u32).</td>
</tr>
<tr>
<td>22</td>
<td>V_LSHRREV_B32</td>
<td>Logical shift right with shift count in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = S1.u32 &gt;&gt; S0[4:0].</td>
</tr>
<tr>
<td>24</td>
<td>V_ASHRREV_I32</td>
<td>Arithmetic shift right (preserve sign bit) with shift count in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = S1.i32 &gt;&gt; S0[4:0].</td>
</tr>
<tr>
<td>26</td>
<td>V_LSHLREV_B32</td>
<td>Logical shift left with shift count in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = S1.u32 &lt;&lt; S0[4:0].</td>
</tr>
<tr>
<td>27</td>
<td>V_AND_B32</td>
<td>Bitwise AND. Input and output modifiers not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = S0.u32 &amp; S1.u32.</td>
</tr>
<tr>
<td>28</td>
<td>V_OR_B32</td>
<td>Bitwise OR. Input and output modifiers not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = S0.u32</td>
</tr>
<tr>
<td>29</td>
<td>V_XOR_B32</td>
<td>Bitwise XOR. Input and output modifiers not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = S0.u32 ^ S1.u32.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>30</td>
<td>V_XNOR_B32</td>
<td>Bitwise XNOR. Input and output modifiers not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{u}32 = \neg(S0.\text{u}32 \oplus S1.\text{u}32)$.</td>
</tr>
<tr>
<td>37</td>
<td>V_ADD_NC_U32</td>
<td>Add two unsigned integers. No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{u}32 = S0.\text{u}32 + S1.\text{u}32$.</td>
</tr>
<tr>
<td>38</td>
<td>V_SUB_NC_U32</td>
<td>Subtract the second unsigned integer from the first unsigned integer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{u}32 = S0.\text{u}32 - S1.\text{u}32$.</td>
</tr>
<tr>
<td>39</td>
<td>V_SUBREV_NC_U32</td>
<td>Subtract the first unsigned integer from the second unsigned integer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{u}32 = S1.\text{u}32 - S0.\text{u}32$.</td>
</tr>
<tr>
<td>40</td>
<td>V_ADD_CO_CI_U32</td>
<td>Add two unsigned integers and a carry-in from VCC. Store the result</td>
</tr>
<tr>
<td></td>
<td></td>
<td>and also save the carry-out to VCC. In VOP3 the VCC destination may be an</td>
</tr>
<tr>
<td></td>
<td></td>
<td>arbitrary SGPR-pair, and the VCC source comes from the SGPR-pair at S2.u.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{u}32 = S0.\text{u}32 + S1.\text{u}32 + \text{VCC}$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$\text{VCC} = S0.\text{u}32 + S1.\text{u}32 + \text{VCC} \geq 0x100000000\text{ULL} ? 1 : 0$.</td>
</tr>
<tr>
<td>41</td>
<td>V_SUB_CO_CI_U32</td>
<td>Subtract the second unsigned integer from the first unsigned integer and</td>
</tr>
<tr>
<td></td>
<td></td>
<td>then subtract a carry-in from VCC. Store the result and also save the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>carry-out to VCC. In VOP3 the VCC destination may be an arbitrary SGPR-pair,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>and the VCC source comes from the SGPR-pair at S2.u.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{u}32 = S0.\text{u}32 - S1.\text{u}32 - \text{VCC}$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$\text{VCC} = S1.\text{u}32 + \text{VCC} &gt; S0.\text{u32} \ ? 1 : 0$.</td>
</tr>
<tr>
<td>42</td>
<td>V_SUBREV_CO_CI_U32</td>
<td>Subtract the first unsigned integer from the second unsigned integer and</td>
</tr>
<tr>
<td></td>
<td></td>
<td>then subtract a carry-in from VCC. Store the result and also save the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>carry-out to VCC. In VOP3 the VCC destination may be an arbitrary SGPR-pair,</td>
</tr>
<tr>
<td></td>
<td></td>
<td>and the VCC source comes from the SGPR-pair at S2.u.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{u}32 = S1.\text{u32} - S0.\text{u}32 - \text{VCC}$;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$\text{VCC} = S1.\text{u}32 + \text{VCC} &gt; S0.\text{u} \ ? 1 : 0$.</td>
</tr>
<tr>
<td>43</td>
<td>V_FMAC_F32</td>
<td>Fused multiply-add of single-precision floats, accumulate with destination.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{f}32 = S0.\text{f}32 + S1.\text{f}32 + D.\text{f}32$. // Fused operation</td>
</tr>
<tr>
<td>44</td>
<td>V_FMAMK_F32</td>
<td>Multiply a single-precision float with a literal constant and add a second</td>
</tr>
<tr>
<td></td>
<td></td>
<td>single-precision float using fused multiply-add. This opcode cannot use</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the VOP3 encoding and cannot use input/output modifiers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{f}32 = S0.\text{f}32 + K.\text{f}32 + S1.\text{f}32$. // K is a</td>
</tr>
<tr>
<td></td>
<td></td>
<td>32-bit literal constant.</td>
</tr>
<tr>
<td>45</td>
<td>V_FMAAK_F32</td>
<td>Multiply two single-precision floats and add a literal constant using</td>
</tr>
<tr>
<td></td>
<td></td>
<td>fused multiply-add. This opcode cannot use the VOP3 encoding and cannot</td>
</tr>
<tr>
<td></td>
<td></td>
<td>use input/output modifiers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.\text{f}32 = S0.\text{f}32 + S1.\text{f}32 + K.\text{f}32$. // K is a</td>
</tr>
<tr>
<td></td>
<td></td>
<td>32-bit literal constant.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 47     | V_CVT_PKRTZ_F16_F32 | Convert two single-precision floats into a packed FP16 result and round to zero (ignore the current rounding mode). This opcode is intended for use with 16-bit compressed exports. See V_CVT_F16_F32 for a version that respects the current rounding mode.  
D.f16_lo = f32_to_f16(S0.f32);  
D.f16_hi = f32_to_f16(S1.f32);  
// Round-toward-zero regardless of current round mode setting in hardware. |
| 50     | V_ADD_F16        | Add two FP16 values. 0.5ULP precision. Supports denormals, round mode, exception flags and saturation.  
D.f16_lo = S0.f16_lo + S1.f16_lo. |
| 51     | V_SUB_F16        | Subtract the second FP16 value from the first. 0.5ULP precision, Supports denormals, round mode, exception flags and saturation.  
D.f16_lo = S0.f16_lo - S1.f16_lo. |
| 52     | V_SUBREV_F16     | Subtract the first FP16 value from the second. 0.5ULP precision. Supports denormals, round mode, exception flags and saturation.  
D.f16_lo = S1.f16_lo - S0.f16_lo. |
| 53     | V_MUL_F16        | Multiply two FP16 values. 0.5ULP precision. Supports denormals, round mode, exception flags and saturation.  
D.f16_lo = S0.f16_lo * S1.f16_lo. |
| 54     | V_FMAC_F16       | Fused multiply-add of FP16 values, accumulate with destination. 0.5ULP precision. Supports denormals, round mode, exception flags and saturation.  
D.f16_lo = S0.f16_lo * S1.f16_lo + D.f16_lo. |
| 55     | V_FMAMK_F16      | Multiply a FP16 value with a literal constant and add a second FP16 value using fused multiply-add. This opcode cannot use the VOP3 encoding and cannot use input/output modifiers. Supports round mode, exception flags, saturation.  
D.f16_lo = S0.f16_lo * K.f16_lo + S1.f16_lo;  
// K is a 32-bit literal constant stored in the following literal DWORD. |
| 56     | V_FMAAK_F16      | Multiply two FP16 values and add a literal constant using fused multiply-add. This opcode cannot use the VOP3 encoding and cannot use input/output modifiers. Supports round mode, exception flags, saturation.  
D.f16_lo = S0.f16_lo * S1.f16_lo + K.f16_lo.  
// K is a 32-bit literal constant stored in the following literal DWORD. |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>57</td>
<td>V_MAX_F16</td>
<td>Maximum of two FP16 values. IEEE compliant. Supports denormals, round mode, exception flags, saturation.</td>
</tr>
</tbody>
</table>
|        |                   | D.f16 = max(S0.f16,S1.f16);
|        |                   | if (IEEE_MODE && S0.f16 == sNaN) D.f16 = Quiet(S0.f16);
|        |                   | else if (IEEE_MODE && S1.f16 == sNaN) D.f16 = Quiet(S1.f16);
|        |                   | else if (S0.f16 == NaN) D.f16 = S1.f16;
|        |                   | else if (S1.f16 == NaN) D.f16 = S0.f16;
|        |                   | else if (S0.f16 == +0.0 && S1.f16 == -0.0) D.f16 = S0.f16;
|        |                   | else if (S0.f16 == -0.0 && S1.f16 == +0.0) D.f16 = S1.f16;
|        |                   | else if (IEEE_MODE) D.f16 = (S0.f16 >= S1.f16 ? S0.f16 : S1.f16);
|        |                   | else D.f16 = (S0.f16 > S1.f16 ? S0.f16 : S1.f16); endif. |
| 58     | V_MIN_F16         | Minimum of two FP16 values. IEEE compliant. Supports denormals, round mode, exception flags, saturation. |
|        |                   | D.f16 = min(S0.f16,S1.f16);
|        |                   | if (IEEE_MODE && S0.f16 == sNaN) D.f16 = Quiet(S0.f16);
|        |                   | else if (IEEE_MODE && S1.f16 == sNaN) D.f16 = Quiet(S1.f16);
|        |                   | else if (S0.f16 == NaN) D.f16 = S1.f16;
|        |                   | else if (S1.f16 == NaN) D.f16 = S0.f16;
|        |                   | else if (S0.f16 == +0.0 && S1.f16 == -0.0) D.f16 = S0.f16;
|        |                   | else if (S0.f16 == -0.0 && S1.f16 == +0.0) D.f16 = S1.f16;
|        |                   | else
|        |                   | // Note: there’s no IEEE special case here like there is for V_MAX_F16. D.f16 = (S0.f16 < S1.f16 ? S0.f16 : S1.f16); endif. |
| 59     | V_LDEXP_F16       | Multiply an FP16 value by an integral power of 2, compare with the ldexp() function in C. Note that the S1 has a format of f16 since floating point literal constants are interpreted as 16 bit value for this opcode. |
|        |                   | D.f16 = S0.f16 * (2 ** S1.i16). |
| 60     | V_PK_FMAC_F16     | Multiply packed FP16 values and accumulate with destination. VOP2 version of V_PK_FMA_F16 with third source VGPR address is the destination. |
|        |                   | D.f16_lo = S0.f16_lo * S1.f16_lo + D.f16_lo;
|        |                   | D.f16_hi = S0.f16_hi * S1.f16_hi + D.f16_hi. |
12.7.1. VOP2 using VOP3 encoding

Instructions in this format may also be encoded as VOP3. VOP3 allows access to the extra control bits (e.g. ABS, OMOD) at the expense of a larger instruction word. The VOP3 opcode is: VOP2 opcode + 0x100.

12.8. VOP1 Instructions

Instructions in this format may use a 32-bit literal constant, DPP or SDWA which occurs immediately after the instruction.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>V_NOP</td>
<td>Do nothing, with style!</td>
</tr>
</tbody>
</table>
| 1      | V_MOV_B32             | Move data to a VGPR. Floating-point modifiers are valid for this instruction if S0.u is a 32-bit floating point value. This instruction is suitable for negating or taking the absolute value of a floating-point value.  
  \[ D.u = S0.u. \]  
  Examples:  
  \[
  \begin{align*}
  \text{v\_mov\_b32 } & \text{ v0, v1 } & \text{ // Move v1 to v0} \\
  \text{v\_mov\_b32 } & \text{ v0, -v1 } & \text{ // Set v1 to the negation of v0} \\
  \text{v\_mov\_b32 } & \text{ v0, abs(v1) } & \text{ // Set v1 to the absolute value of v0}
  \end{align*}
  \]  |
| 2      | V_READFIRSTLANE_B32   | Copy one VGPR value to one SGPR. D = SGPR destination, S0 = source data (VGPR# or M0 for lds direct access), Lane# = FindFirst1fromLSB(exec) (Lane# = 0 if exec is zero). Ignores exec mask for the access. Input and output modifiers not supported; this is an untyped operation. |
| 3      | V_CVT_I32_F64         | Convert from a double-precision float to a signed integer.  
  \[ 0.5\text{ULP} \text{ accuracy, out-of-range floating point values (including infinity) saturate. NaN is converted to 0. Generation of the INEXACT exception is controlled by the CLAMP bit. INEXACT exceptions are enabled for this conversion iff CLAMP == 1.} \]  
  \[ D.i = (\text{int})S0.d. \]  |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>V_CVT_F64_I32</td>
<td>Convert from a signed integer to a double-precision float, 0ULP accuracy.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = (double)S0.i.</td>
</tr>
<tr>
<td>5</td>
<td>V_CVT_F32_I32</td>
<td>Convert from a signed integer to a single-precision float, 0.5ULP accuracy.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (float)S0.i.</td>
</tr>
<tr>
<td>6</td>
<td>V_CVT_F32_U32</td>
<td>Convert from an unsigned integer to a single-precision float, 0.5ULP accuracy.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (float)S0.u.</td>
</tr>
<tr>
<td>7</td>
<td>V_CVT_U32_F32</td>
<td>Convert from a single-precision float to an unsigned integer. 1ULP accuracy, out-of-range floating point values (including infinity) saturate. NaN is converted to 0. Generation of the INEXACT exception is controlled by the CLAMP bit. INEXACT exceptions are enabled for this conversion iff CLAMP == 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (unsigned)S0.f.</td>
</tr>
<tr>
<td>8</td>
<td>V_CVT_I32_F32</td>
<td>Convert from a single-precision float to a signed integer. 1ULP accuracy, out-of-range floating point values (including infinity) saturate. NaN is converted to 0. Generation of the INEXACT exception is controlled by the CLAMP bit. INEXACT exceptions are enabled for this conversion iff CLAMP == 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = (int)S0.f.</td>
</tr>
<tr>
<td>10</td>
<td>V_CVT_F16_F32</td>
<td>Convert from a single-precision float to an FP16 float. 0.5ULP accuracy, supports input modifiers and creates FP16 denormals when appropriate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f16 = flt32_to_flt16(S0.f).</td>
</tr>
<tr>
<td>11</td>
<td>V_CVT_F32_F16</td>
<td>Convert from an FP16 float to a single-precision float. 0ULP accuracy, FP16 denormal inputs are accepted.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = flt16_to_flt32(S0.f16).</td>
</tr>
<tr>
<td>12</td>
<td>V_CVT_RPI_I32_F32</td>
<td>Convert from a single-precision float to a signed integer, round to nearest integer. 0.5ULP accuracy, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = (int)floor(S0.f + 0.5).</td>
</tr>
<tr>
<td>13</td>
<td>V_CVT_FLR_I32_F32</td>
<td>Convert from a single-precision float to a signed integer, round down. 1ULP accuracy, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = (int)floor(S0.f).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>14</td>
<td>V_CVT_OFF_F32_I4</td>
<td>4-bit signed int to 32-bit float. Used for interpolation in shader.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S0___Result__</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1000 -0.5000f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1001 -0.4375f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1010 -0.3750f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1011 -0.3125f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1100 -0.2500f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1101 -0.1875f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1110 -0.1250f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1111 -0.0625f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0000 +0.0000f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0001 +0.0625f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0010 +0.1250f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0011 +0.1875f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0100 +0.2500f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0101 +0.3125f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0110 +0.3750f</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0111 +0.4375f</td>
</tr>
<tr>
<td>15</td>
<td>V_CVT_F32_F64</td>
<td>Convert from a double-precision float to a single-precision float. 0.5ULP accuracy, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (float)S0.d.</td>
</tr>
<tr>
<td>16</td>
<td>V_CVT_F64_F32</td>
<td>Convert from a single-precision float to a double-precision float. 0ULP accuracy, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = (double)S0.f.</td>
</tr>
<tr>
<td>17</td>
<td>V_CVT_F32_UBYTE0</td>
<td>Convert an unsigned byte (byte 0) to a single-precision float.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (float)(S0.u[7:0]).</td>
</tr>
<tr>
<td>18</td>
<td>V_CVT_F32_UBYTE1</td>
<td>Convert an unsigned byte (byte 1) to a single-precision float.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (float)(S0.u[15:8]).</td>
</tr>
<tr>
<td>19</td>
<td>V_CVT_F32_UBYTE2</td>
<td>Convert an unsigned byte (byte 2) to a single-precision float.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (float)(S0.u[23:16]).</td>
</tr>
<tr>
<td>20</td>
<td>V_CVT_F32_UBYTE3</td>
<td>Convert an unsigned byte (byte 3) to a single-precision float.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = (float)(S0.u[31:24]).</td>
</tr>
<tr>
<td>21</td>
<td>V_CVT_U32_F64</td>
<td>Convert from a double-precision float to an unsigned integer. 0.5ULP accuracy, out-of-range floating point values (including infinity) saturate. NaN is converted to 0. Generation of the INEXACT exception is controlled by the CLAMP bit. INEXACT exceptions are enabled for this conversion iff CLAMP == 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (unsigned)S0.d.</td>
</tr>
<tr>
<td>22</td>
<td>V_CVT_F64_U32</td>
<td>Convert from an unsigned integer to a double-precision float. 0ULP accuracy.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = (double)S0.u.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>23</td>
<td>V_TRUNC_F64</td>
<td>Return integer part of S0.d, round-to-zero semantics.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = trunc(S0.d).</td>
</tr>
<tr>
<td>24</td>
<td>V_CEIL_F64</td>
<td>Round up to next whole integer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = trunc(S0.d); if(S0.d &gt; 0.0 &amp;&amp; S0.d != D.d) then D.d += 1.0; endif.</td>
</tr>
<tr>
<td>25</td>
<td>V_RNDNE_F64</td>
<td>Round-to-nearest-even semantics.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = floor(S0.d + 0.5); if(floor(S0.d) is even &amp;&amp; fract(S0.d) == 0.5) then D.d -= 1.0; endif.</td>
</tr>
<tr>
<td>26</td>
<td>V_FLOOR_F64</td>
<td>Round down to previous whole integer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = trunc(S0.d); if(S0.d &lt; 0.0 &amp;&amp; S0.d != D.d) then D.d += -1.0; endif.</td>
</tr>
<tr>
<td>27</td>
<td>V_PIPEFLUSH</td>
<td>Flush the VALU destination cache.</td>
</tr>
<tr>
<td>32</td>
<td>V_FRACT_F32</td>
<td>Return fractional portion of a number. 0.5ulp accuracy, denormals are accepted.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S0.f + -floor(S0.f).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NOTE: This complies with the DX specification of fract where the function behaves like an extension of integer modulus; be aware this may differ from how fract() is defined in other domains. For example: fract(-1.2) = 0.8 in DX.</td>
</tr>
<tr>
<td>33</td>
<td>V_TRUNC_F32</td>
<td>Return integer part of S0.f, round-to-zero semantics.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = trunc(S0.f).</td>
</tr>
<tr>
<td>34</td>
<td>V_CEIL_F32</td>
<td>Round up to next whole integer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = trunc(S0.f); if(S0.f &gt; 0.0 &amp;&amp; S0.f != D.f) then D.f += 1.0; endif.</td>
</tr>
<tr>
<td>35</td>
<td>V_RNDNE_F32</td>
<td>Round-to-nearest-even semantics.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = floor(S0.f + 0.5); if(floor(S0.f) is even &amp;&amp; fract(S0.f) == 0.5) then D.f -= 1.0; endif.</td>
</tr>
<tr>
<td>36</td>
<td>V_FLOOR_F32</td>
<td>Round down to previous whole integer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = trunc(S0.f); if(S0.f &lt; 0.0 &amp;&amp; S0.f != D.f) then D.f += -1.0; endif.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>37</td>
<td>V_EXP_F32</td>
<td>Base 2 exponentiation. 1ULP accuracy, denormals are flushed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{pow}(2.0, S0.f)$.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{EXP}}_{\text{F32}}(0xff800000) \Rightarrow 0x00000000 // \exp(-\text{INF}) = 0$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{EXP}}_{\text{F32}}(0x80000000) \Rightarrow 0x3f800000 // \exp(-0.0) = 1$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{EXP}}_{\text{F32}}(0x7f800000) \Rightarrow 0x7f800000 // \exp(+\text{INF}) = +\text{INF}$</td>
</tr>
<tr>
<td>39</td>
<td>V_LOG_F32</td>
<td>Base 2 logarithm. 1ULP accuracy, denormals are flushed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \log_2(S0.f)$.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{LOG}}_{\text{F32}}(0xff800000) \Rightarrow 0xffc00000 // \log(-\text{INF}) = \text{NAN}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{LOG}}_{\text{F32}}(0xc0000000) \Rightarrow 0xffc00000 // \log(-1.0) = \text{NAN}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{LOG}}_{\text{F32}}(0x80000000) \Rightarrow 0xff800000 // \log(-0.0) = -\text{INF}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{LOG}}_{\text{F32}}(0x7f800000) \Rightarrow 0x00000000 // \log(+\text{INF}) = +\text{INF}$</td>
</tr>
<tr>
<td>42</td>
<td>V_RCP_F32</td>
<td>Compute reciprocal with IEEE rules. 1ULP accuracy. Denormals are flushed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = 1.0 / S0.f$.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{RCP}}_{\text{F32}}(0xff800000) \Rightarrow 0x80000000 // \text{rcp}(-\text{INF}) = -0$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{RCP}}_{\text{F32}}(0xc0000000) \Rightarrow 0xbf000000 // \text{rcp}(-2.0) = -0.5$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{RCP}}_{\text{F32}}(0x80000000) \Rightarrow 0xff800000 // \text{rcp}(-0.0) = -\text{INF}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{RCP}}_{\text{F32}}(0x7f800000) \Rightarrow 0x7f800000 // \text{rcp}(+0.0) = +\text{INF}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{\text{RCP}}_{\text{F32}}(0x7f800000) \Rightarrow 0x00000000 // \text{rcp}(+\text{INF}) = +0$</td>
</tr>
<tr>
<td>43</td>
<td>V_RCP_IFLAG_F32</td>
<td>Compute reciprocal as part of integer divide. Can raise integer DIV_BY_ZERO exception but cannot raise floating-point exceptions. To be used in an integer reciprocal macro by the compiler with one of the following sequences:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = 1.0 / S0.f$.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unsigned usage:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CVT_F32 U32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RCP_IFLAG_F32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MUL_F32 (2**32 - 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CVT_U32_F32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Signed usage:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CVT_F32 I32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RCP_IFLAG_F32</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MUL_F32 (2**31 - 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CVT_I32_F32</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>46</td>
<td>V_RSQ_F32</td>
<td>Reciprocal square root with IEEE rules. 1ULP accuracy, denormals are flushed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f = 1.0 / \sqrt{S0.f}.]</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Functional examples:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_RSQ_F32(0xff800000) \Rightarrow 0xffc00000 \quad // rsq(-\text{INF}) = \text{NAN}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_RSQ_F32(0x80000000) \Rightarrow 0xff800000 \quad // rsq(-0.0) = -\text{INF}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_RSQ_F32(0x00000000) \Rightarrow 0x7f800000 \quad // rsq(+0.0) = +\text{INF}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_RSQ_F32(0x40000000) \Rightarrow 0x3f000000 \quad // rsq(+4.0) = +0.5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_RSQ_F32(0x7f800000) \Rightarrow 0x00000000 \quad // rsq(+\text{INF}) = +0</td>
</tr>
<tr>
<td>47</td>
<td>V_RCP_F64</td>
<td>Reciprocal with IEEE rules. Precision is (2**29) ULP, and supports denormals.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.d = 1.0 / S0.d.]</td>
</tr>
<tr>
<td>49</td>
<td>V_RSQ_F64</td>
<td>Reciprocal square root with IEEE rules. Precision is (2**29) ULP, and supports denormals.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f16 = 1.0 / \sqrt{S0.f16}.]</td>
</tr>
<tr>
<td>51</td>
<td>V_SQRT_F32</td>
<td>Square root. 1ULP accuracy, denormals are flushed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f = \sqrt{S0.f}.]</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Functional examples:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SQRT_F32(0xff800000) \Rightarrow 0xffc00000 \quad // sqrt(-\text{INF}) = \text{NAN}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SQRT_F32(0x80000000) \Rightarrow 0x80000000 \quad // sqrt(-0.0) = -0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SQRT_F32(0x00000000) \Rightarrow 0x00000000 \quad // sqrt(+0.0) = +0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SQRT_F32(0x40000000) \Rightarrow 0x40000000 \quad // sqrt(+4.0) = +2.0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SQRT_F32(0x7f800000) \Rightarrow 0x7f800000 \quad // sqrt(+\text{INF}) = +INF</td>
</tr>
<tr>
<td>52</td>
<td>V_SQRT_F64</td>
<td>Square root. Precision is (2**29) ULP, and supports denormals.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.d = \sqrt{S0.d}.]</td>
</tr>
<tr>
<td>53</td>
<td>V_SIN_F32</td>
<td>Trigonometric sine. Denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f = \sin(S0.f \times 2 \times \text{PI}).]</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>Functional examples:</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SIN_F32(0xff800000) \Rightarrow 0xffc00000 \quad // \sin(-\text{INF}) = \text{NAN}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SIN_F32(0xff7fffff) \Rightarrow 0x80000000 \quad // -\text{MaxFloat}, finite</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SIN_F32(0x80000000) \Rightarrow 0x80000000 \quad // \sin(-0.0) = -0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SIN_F32(0x3e800000) \Rightarrow 0x3f800000 \quad // \sin(0.25) = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_SIN_F32(0x7f800000) \Rightarrow 0x00000000 \quad // \sin(+\text{INF}) = \text{NAN}</td>
</tr>
</tbody>
</table>

**RDNA 2** Instruction Set Architecture

12.8. VOP1 Instructions
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>54</td>
<td>V_COS_F32</td>
<td>Trigonometric cosine. Denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f = \cos(S0.f \times 2 \times PI)].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_COS_F32(0xff800000) =&gt; 0xffc00000 // cos(-INF) = NAN</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_COS_F32(0xff7fffff) =&gt; 0x3f800000 // -MaxFloat, finite</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_COS_F32(0x80000000) =&gt; 0x3f800000 // cos(-0.0) = 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_COS_F32(0x3e800000) =&gt; 0x00000000 // cos(0.25) = 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_COS_F32(0x7f800000) =&gt; 0xffc00000 // cos(+INF) = NAN</td>
</tr>
<tr>
<td>55</td>
<td>V_NOT_B32</td>
<td>Bitwise negation. Input and output modifiers not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u = \neg S0.u].</td>
</tr>
<tr>
<td>56</td>
<td>V_BFREV_B32</td>
<td>Bitfield reverse. Input and output modifiers not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[31:0] = S0.u[0:31]].</td>
</tr>
<tr>
<td>57</td>
<td>V_FFBH_U32</td>
<td>Counts how many zeros before the first one starting from the MSB. Returns -1 if there are no ones.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i = -1; // Set if no ones are found]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[for i in 0 ... 31 do // Note: search is from the MSB]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[if S0.u[31 - i] == 1 then]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i = i;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[break for;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[endif;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[endfor.]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_U32(0x00000000) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_U32(0x800000ff) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_U32(0x100000ff) =&gt; 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_U32(0x0000ffff) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_U32(0x00000001) =&gt; 31</td>
</tr>
<tr>
<td>58</td>
<td>V_FFBL_B32</td>
<td>Returns the bit position of the first one from the LSB, or -1 if there are no ones.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i = -1; // Set if no ones are found]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[for i in 0 ... 31 do // Search from LSB]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[if S0.u[i] == 1 then]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i = i;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[break for;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[endif;]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[endfor.]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBL_B32(0x00000000) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBL_B32(0xff000001) =&gt; 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBL_B32(0xff000000) =&gt; 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBL_B32(0xffffffff0000) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBL_B32(0x80000000) =&gt; 31</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>59</td>
<td>V_FFBH_I32</td>
<td>Counts how many bits in a row (from MSB to LSB) are the same as the sign bit. Returns -1 if all bits are the same.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = -1; // Set if all bits are the same</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 1 ... 31 do</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Note: search is from the MSB</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if S0.i[31 - i] != S0.i[31] then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = i; break for;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_I32(0x00000000) =&gt; 0xffffffff</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_I32(0x40000000) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_I32(0x80000000) =&gt; 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_I32(0x0fffffff) =&gt; 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_I32(0xffff0000) =&gt; 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_I32(0xfffffffe) =&gt; 31</td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_FFBH_I32(0xffffffff) =&gt; 0xffffffff</td>
</tr>
<tr>
<td>60</td>
<td>V_FREXP_EXP_I32_F64</td>
<td>Returns exponent of single precision float input, such that S0.d = significand * (2 ** exponent). See also V_FREXP_MANT_F64, which returns the significand. See the C library function frexp() for more information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(S0.f64 == +-INF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = 0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = S0.f64.exp - 1023 + 1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>61</td>
<td>V_FREXP_MANT_F64</td>
<td>Returns binary significand of double precision float input, such that S0.d = significand * (2 ** exponent). Result range is in (-1.0,-0.5][0.5,1.0) in normal cases. See also V_FREXP_EXP_I32_F64, which returns integer exponent. See the C library function frexp() for more information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(S0.d == +-INF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = S0.d;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = Mantissa(S0.d);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>62</td>
<td>V_FRACT_F64</td>
<td>Return fractional portion of a number. 0.5ULP accuracy, denormals are accepted.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = S0.d + -floor(S0.d).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NOTE: This complies with the DX specification of fract where the function behaves like an extension of integer modulus; be aware this may differ from how fract() is defined in other domains. For example: fract(-1.2) = 0.8 in DX.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>63</td>
<td>V_FREXP_EXP_I32_F32</td>
<td>Returns exponent of single precision float input, such that S0.f = significand * (2 ** exponent). See also V_FREXP_MANT_F32, which returns the significand. See the C library function frexp() for more information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(S0.f == +/-INF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = 0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = TwosComplement(Exponent(S0.f) - 127 + 1);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>64</td>
<td>V_FREXP_MANT_F32</td>
<td>Returns binary significand of single precision float input, such that S0.f = significand * (2 ** exponent). Result range is in (-1.0,-0.5][0.5,1.0) in normal cases. See also V_FREXP_EXP_I32_F32, which returns integer exponent. See the C library function frexp() for more information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(S0.f == +/-INF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S0.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = Mantissa(S0.f);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>65</td>
<td>V_CLREXCP</td>
<td>Clear this wave's exception state in the SIMD (SP).</td>
</tr>
<tr>
<td>66</td>
<td>V_MOVRELD_B32</td>
<td>Move to a relative destination address.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr = VGPR address appearing in instruction DST field;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr += M0.u[31:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[addr].u = S0.u.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example: The following instruction sequence will perform a move</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v15 &lt;= v7:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>s_mov_b32 m0, 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_movreld_b32 v5, v7</td>
</tr>
<tr>
<td>67</td>
<td>V_MOVRELS_B32</td>
<td>Move from a relative source address.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr = VGPR address appearing in instruction SRC0 field;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr += M0.u[31:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = VGPR[addr].u.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example: The following instruction sequence will perform a move</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v5 &lt;= v17:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>s_mov_b32 m0, 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_movrels_b32 v5, v7</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>68</td>
<td>V_MOVRELSD_B32</td>
<td>Move from a relative source address to a relative destination address.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_src = VGPR address appearing in instruction SRC0 field;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_src += M0.u[31:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_dst = VGPR address appearing in instruction DST field;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_dst += M0.u[31:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[addr_dst].u = VGPR[addr_src].u.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example: The following instruction sequence will perform a move v15 &lt;= v17:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>s_mov_b32 m0, 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_movrelsd_b32 v5, v7</td>
</tr>
<tr>
<td>72</td>
<td>V_MOVRELSD_2_B32</td>
<td>Move from a relative source address to a relative destination</td>
</tr>
<tr>
<td></td>
<td></td>
<td>address, with different relative offsets.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_src = VGPR address appearing in instruction SRC0 field;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_src += M0.u[9:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_dst = VGPR address appearing in instruction DST field;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr_dst += M0.u[25:16];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[addr_dst].u = VGPR[addr_src].u.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example: The following instruction sequence will perform a move v25 &lt;= v17:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>s_mov_b32 m0, ((20 &lt;&lt; 16)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_movrelsd_2_b32 v5, v7</td>
</tr>
<tr>
<td>80</td>
<td>V_CVT_F16_U16</td>
<td>Convert from an unsigned short to an FP16 float. 0.5ULP accuracy, supports</td>
</tr>
<tr>
<td></td>
<td></td>
<td>denormals, rounding, exception flags and saturation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f16 = uint16_to_flt16(S.u16).</td>
</tr>
<tr>
<td>81</td>
<td>V_CVT_F16_I16</td>
<td>Convert from a signed short to an FP16 float. 0.5ULP accuracy, supports</td>
</tr>
<tr>
<td></td>
<td></td>
<td>denormals, rounding, exception flags and saturation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f16 = int16_to_flt16(S.i16).</td>
</tr>
<tr>
<td>82</td>
<td>V_CVT_U16_F16</td>
<td>Convert from an FP16 float to an unsigned short. 1ULP accuracy, supports</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rounding, exception flags and saturation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FP16 denormals are accepted. Conversion is done with truncation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Generation of the INEXACT exception is controlled by the CLAMP bit. INEXACT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>exceptions are enabled for this conversion iff CLAMP == 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u16 = flt16_to_uint16(S.f16).</td>
</tr>
<tr>
<td>83</td>
<td>V_CVT_I16_F16</td>
<td>Convert from an FP16 float to a signed short. 1ULP accuracy, supports</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rounding, exception flags and saturation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FP16 denormals are accepted. Conversion is done with truncation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Generation of the INEXACT exception is controlled by the CLAMP bit. INEXACT</td>
</tr>
<tr>
<td></td>
<td></td>
<td>exceptions are enabled for this conversion iff CLAMP == 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i16 = flt16_to_int16(S.f16).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 84     | V_RCP_F16 | Reciprocal with IEEE rules. 0.51ULP accuracy.  
  \[D.f16 = 1.0 / S0.f16.\]  
  Functional examples:  
  \[
  \begin{align*}
  \text{V_RCP_F16}(0xfc00) & \Rightarrow 0x0000 & // \text{rcp(-INF)} = -0 \\
  \text{V_RCP_F16}(0xc000) & \Rightarrow 0xb800 & // \text{rcp(-2.0)} = -0.5 \\
  \text{V_RCP_F16}(0x8000) & \Rightarrow 0xfc00 & // \text{rcp(-0.0)} = -INF \\
  \text{V_RCP_F16}(0x0000) & \Rightarrow 0x7c00 & // \text{rcp(+0.0)} = +INF \\
  \text{V_RCP_F16}(0x7c00) & \Rightarrow 0x0000 & // \text{rcp(+INF)} = +0
  \end{align*}
  \]  |
| 85     | V_SQRT_F16| Square root. 0.51ULP accuracy, denormals are supported.  
  \[D.f16 = \sqrt{S0.f16}.\]  
  Functional examples:  
  \[
  \begin{align*}
  \text{V_SQRT_F16}(0xfc00) & \Rightarrow 0xfe00 & // \sqrt{-INF} = \text{NAN} \\
  \text{V_SQRT_F16}(0x8000) & \Rightarrow 0x8000 & // \sqrt{-0.0} = -0 \\
  \text{V_SQRT_F16}(0x0000) & \Rightarrow 0x0000 & // \sqrt{+0.0} = +0 \\
  \text{V_SQRT_F16}(0x4400) & \Rightarrow 0x4000 & // \sqrt{+4.0} = +2.0 \\
  \text{V_SQRT_F16}(0x7c00) & \Rightarrow 0x7c00 & // \sqrt{+INF} = +INF
  \end{align*}
  \]  |
| 86     | V_RSQ_F16 | Reciprocal square root with IEEE rules. 0.51ULP accuracy, denormals are supported.  
  \[D.f16 = \frac{1.0}{\sqrt{S0.f16}}.\]  
  Functional examples:  
  \[
  \begin{align*}
  \text{V_RSQ_F16}(0xfc00) & \Rightarrow 0xfe00 & // \text{rsq(-INF)} = \text{NAN} \\
  \text{V_RSQ_F16}(0x8000) & \Rightarrow 0xfc00 & // \text{rsq(-0.0)} = -INF \\
  \text{V_RSQ_F16}(0x0000) & \Rightarrow 0x7c00 & // \text{rsq(+0.0)} = +INF \\
  \text{V_RSQ_F16}(0x4400) & \Rightarrow 0x3800 & // \text{rsq(+4.0)} = +0.5 \\
  \text{V_RSQ_F16}(0x7c00) & \Rightarrow 0x0000 & // \text{rsq(+INF)} = +0
  \end{align*}
  \]  |
| 87     | V_LOG_F16 | Base 2 logarithm. 0.51ULP accuracy, denormals are supported.  
  \[D.f16 = \log_2(S0.f).\]  
  Functional examples:  
  \[
  \begin{align*}
  \text{V_LOG_F16}(0xfc00) & \Rightarrow 0xfe00 & // \log(-INF) = \text{NAN} \\
  \text{V_LOG_F16}(0xbc00) & \Rightarrow 0xfe00 & // \log(-1.0) = \text{NAN} \\
  \text{V_LOG_F16}(0x8000) & \Rightarrow 0xfc00 & // \log(-0.0) = -INF \\
  \text{V_LOG_F16}(0x0000) & \Rightarrow 0xfc00 & // \log(+0.0) = -INF \\
  \text{V_LOG_F16}(0x3c00) & \Rightarrow 0x0000 & // \log(+1.0) = 0 \\
  \text{V_LOG_F16}(0x7c00) & \Rightarrow 0x7c00 & // \log(+INF) = +INF
  \end{align*}
  \]  |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 88     | V_EXP_F16        | Base 2 exponentiation. 0.51ULP accuracy, denormals are supported.  
D.f16 = pow(2.0, S0.f16).  
Functional examples:  
V_EXP_F16(0xfc00) => 0x0000  // exp(-INF) = 0  
V_EXP_F16(0x8000) => 0x3c00  // exp(-0.0) = 1  
V_EXP_F16(0x7c00) => 0x7c00  // exp(+INF) = +INF |
| 89     | V_FREXP_MANT_F16 | Returns binary significand of half precision float input, such that S0.f16 = significand * (2 ** exponent). Result range is in (-1.0,-0.5\[0.5,1.0) in normal cases. See also V_FREXP_EXP_I16_F16, which returns integer exponent. See the C library function frexp() for more information.  
if(S0.f16 == +-INF || S0.f16 == NAN) then  
D.f16 = S0.f16;  
else  
D.f16 = Mantissa(S0.f16);  
endif. |
| 90     | V_FREXP_EXP_I16_F16 | Returns exponent of half precision float input, such that S0.f16 = significand * (2 ** exponent). See also V_FREXP_MANT_F16, which returns the significand. See the C library function frexp() for more information.  
if(S0.f16 == +-INF || S0.f16 == NAN) then  
D.i = 0;  
else  
D.i = TwosComplement(Exponent(S0.f16) - 15 + 1);  
endif. |
| 91     | V_FLOOR_F16      | Round down to previous whole integer.  
D.f16 = trunc(S0.f16);  
if(S0.f16 < 0.0f && S0.f16 != D.f16) then  
D.f16 -= 1.0;  
endif. |
| 92     | V_CEIL_F16       | Round up to next whole integer.  
D.f16 = trunc(S0.f16);  
if(S0.f16 > 0.0f && S0.f16 != D.f16) then  
D.f16 += 1.0;  
endif. |
| 93     | V_TRUNC_F16      | Return integer part of S0.f16, round-to-zero semantics.  
D.f16 = trunc(S0.f16). |
| 94     | V_RNDNE_F16      | Round-to-nearest-even semantics.  
D.f16 = floor(S0.f16 + 0.5);  
if(floor(S0.f16) is even && fract(S0.f16) == 0.5) then  
D.f16 -= 1.0;  
endif. |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>95</td>
<td>V_FRACT_F16</td>
<td>Return fractional portion of a number. 0.5ULP accuracy, denormals are accepted.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f16 = S0.f16 + -\text{floor}(S0.f16).]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NOTE: This complies with the DX specification of fract where the function behaves like an extension of integer modulus; be aware this may differ from how fract() is defined in other domains. For example: (\text{fract}(-1.2) = 0.8) in DX.</td>
</tr>
<tr>
<td>96</td>
<td>V_SIN_F16</td>
<td>Trigonometric sine. Denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f16 = \sin(S0.f16 \times 2 \times \pi).]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{SIN}_\text{F16}(0xfc00) \Rightarrow 0xfe00) // (\sin(-\text{INF}) = \text{NAN})</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{SIN}_\text{F16}(0xfbff) \Rightarrow 0x0000) // Most negative finite FP16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{SIN}_\text{F16}(0x8000) \Rightarrow 0x0000) // (\sin(-0.0) = -0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{SIN}_\text{F16}(0x3400) \Rightarrow 0x3c00) // (\sin(0.25) = 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{SIN}_\text{F16}(0x7bff) \Rightarrow 0x0000) // Most positive finite FP16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{SIN}_\text{F16}(0x7c00) \Rightarrow 0xfe00) // (\sin(+\text{INF}) = \text{NAN})</td>
</tr>
<tr>
<td>97</td>
<td>V_COS_F16</td>
<td>Trigonometric cosine. Denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.f16 = \cos(S0.f16 \times 2 \times \pi).]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Functional examples:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{COS}_\text{F16}(0xfc00) \Rightarrow 0xfe00) // (\cos(-\text{INF}) = \text{NAN})</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{COS}_\text{F16}(0xfbff) \Rightarrow 0x3c00) // Most negative finite FP16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{COS}_\text{F16}(0x8000) \Rightarrow 0x3c00) // (\cos(-0.0) = 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{COS}_\text{F16}(0x3400) \Rightarrow 0x0000) // (\cos(0.25) = 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{COS}_\text{F16}(0x7bff) \Rightarrow 0x3c00) // Most positive finite FP16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_\text{COS}_\text{F16}(0x7c00) \Rightarrow 0xfe00) // (\cos(+\text{INF}) = \text{NAN})</td>
</tr>
<tr>
<td>98</td>
<td>V_SAT_PK_U8_I16</td>
<td>Packed 8-bit saturating add.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u32 = {16'b0, \text{sat8}(S.u[31:16]), \text{sat8}(S.u[15:0])} ].</td>
</tr>
<tr>
<td>99</td>
<td>V_CVT_NORM_I16_F16</td>
<td>Convert from an FP16 float to a signed normalized short. 0.5ULP accuracy, supports rounding, exception flags and saturation, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i16 = \text{flt16-to-snorm16}(S.f16).]</td>
</tr>
<tr>
<td>100</td>
<td>V_CVT_NORM_U16_F16</td>
<td>Convert from an FP16 float to an unsigned normalized short. 0.5ULP accuracy, supports rounding, exception flags and saturation, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u16 = \text{flt16-to-unorm16}(S.f16).]</td>
</tr>
<tr>
<td>101</td>
<td>V_SWAP_B32</td>
<td>Swap operands. Input and output modifiers not supported; this is an untyped operation.</td>
</tr>
</tbody>
</table>
|        |                    | \[\text{tmp} = D.u; D.u = S0.u; S0.u = \text{tmp}.\]  

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>104</td>
<td>V_SWAPREL_B32</td>
<td>Swap operands. Input and output modifiers not supported; this is an untyped operation. The two addresses are relatively indexed using M0.</td>
</tr>
</tbody>
</table>

\[
\text{addr}_\text{src} = \text{VGPR address appearing in instruction SRC0 field;}
\text{addr}_\text{src} += \text{M0.u[9:0];}
\text{addr}_\text{dst} = \text{VGPR address appearing in instruction DST field;}
\text{addr}_\text{dst} += \text{M0.u[25:16];}
\text{tmp} = \text{VGPR[addr}_\text{dst}];
\text{VGPR[addr}_\text{dst}]] = \text{VGPR}[\text{addr}_\text{src}];
\text{VGPR[addr}_\text{src}]] = \text{tmp}.
\]

Example: The following instruction sequence will swap v25 and v17:
\[
s\text{_mov_b32 m0, ((20 << 16) | 10)}
v\text{_swaprel_b32 v5, v7}
\]

### 12.8.1. VOP1 using VOP3 encoding

Instructions in this format may also be encoded as VOP3. VOP3 allows access to the extra control bits (e.g. ABS, OMOD) at the expense of a larger instruction word. The VOP3 opcode is: VOP2 opcode + 0x180.

![VOP3A Diagram](image1)

![VOP3B Diagram](image2)

### 12.9. VOPC Instructions

The bitfield map for VOPC is:

![VOPC Diagram](image3)

where:

- SRC0 = First operand for instruction.
- VSRC1 = Second operand for instruction.
- OP = Instruction opcode.

All VOPC instructions can alternatively be encoded in the VOP3A format.

Compare instructions perform the same compare operation on each lane (workitem or thread) using that lane’s private data, and producing a 1 bit result per lane into VCC or EXEC.
Instructions in this format may use a 32-bit literal constant or SDWA which occurs immediately after the instruction.

Most compare instructions fall into one of two categories:

- Those which can use one of 16 compare operations (floating point types). "{COMPF}"
- Those which can use one of 8 compare operations (integer types). "{COMPI}"

The opcode number is such that for these the opcode number can be calculated from a base opcode number for the data type, plus an offset for the specific compare operation.

### Table 57. Sixteen Compare Operations

<table>
<thead>
<tr>
<th>Compare Operation</th>
<th>Opcode Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>0</td>
<td>D.u = 0</td>
</tr>
<tr>
<td>LT</td>
<td>1</td>
<td>D.u = (S0 &lt; S1)</td>
</tr>
<tr>
<td>EQ</td>
<td>2</td>
<td>D.u = (S0 == S1)</td>
</tr>
<tr>
<td>LE</td>
<td>3</td>
<td>D.u = (S0 &lt;= S1)</td>
</tr>
<tr>
<td>GT</td>
<td>4</td>
<td>D.u = (S0 &gt; S1)</td>
</tr>
<tr>
<td>LG</td>
<td>5</td>
<td>D.u = (S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td>GE</td>
<td>6</td>
<td>D.u = (S0 &gt;= S1)</td>
</tr>
<tr>
<td>O</td>
<td>7</td>
<td>D.u = (!isNaN(S0) &amp;&amp; !isNaN(S1))</td>
</tr>
<tr>
<td>U</td>
<td>8</td>
<td>D.u = (!isNaN(S0)</td>
</tr>
<tr>
<td>NGE</td>
<td>9</td>
<td>D.u = !(S0 &gt;= S1)</td>
</tr>
<tr>
<td>NLG</td>
<td>10</td>
<td>D.u = !(S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td>NGT</td>
<td>11</td>
<td>D.u = !(S0 &gt; S1)</td>
</tr>
<tr>
<td>NLE</td>
<td>12</td>
<td>D.u = !(S0 &lt;= S1)</td>
</tr>
<tr>
<td>NEQ</td>
<td>13</td>
<td>D.u = !(S0 == S1)</td>
</tr>
<tr>
<td>NLT</td>
<td>14</td>
<td>D.u = !(S0 &lt; S1)</td>
</tr>
<tr>
<td>TRU</td>
<td>15</td>
<td>D.u = 1</td>
</tr>
</tbody>
</table>

### Table 58. Instructions with Sixteen Compare Operations

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_CMP_(COMPF)_F16</td>
<td>16-bit float compare.</td>
<td>0x20 to 0x2F</td>
</tr>
<tr>
<td>V_CMPX_(COMPF)_F16</td>
<td>16-bit float compare. Also writes EXEC.</td>
<td>0x30 to 0x3F</td>
</tr>
<tr>
<td>V_CMP_(COMPF)_F32</td>
<td>32-bit float compare.</td>
<td>0x40 to 0x4F</td>
</tr>
<tr>
<td>V_CMPX_(COMPF)_F32</td>
<td>32-bit float compare. Also writes EXEC.</td>
<td>0x50 to 0x5F</td>
</tr>
<tr>
<td>V_CMPS_(COMPF)_F64</td>
<td>64-bit float compare.</td>
<td>0x60 to 0x6F</td>
</tr>
<tr>
<td>V_CMPSX_(COMPF)_F64</td>
<td>64-bit float compare. Also writes EXEC.</td>
<td>0x70 to 0x7F</td>
</tr>
</tbody>
</table>
### Table 59. Eight Compare Operations

<table>
<thead>
<tr>
<th>Compare Operation</th>
<th>Opcode Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>0</td>
<td>D.u = 0</td>
</tr>
<tr>
<td>LT</td>
<td>1</td>
<td>D.u = (S0 &lt; S1)</td>
</tr>
<tr>
<td>EQ</td>
<td>2</td>
<td>D.u = (S0 == S1)</td>
</tr>
<tr>
<td>LE</td>
<td>3</td>
<td>D.u = (S0 &lt;= S1)</td>
</tr>
<tr>
<td>GT</td>
<td>4</td>
<td>D.u = (S0 &gt; S1)</td>
</tr>
<tr>
<td>LG</td>
<td>5</td>
<td>D.u = (S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td>GE</td>
<td>6</td>
<td>D.u = (S0 &gt;= S1)</td>
</tr>
<tr>
<td>TRU</td>
<td>7</td>
<td>D.u = 1</td>
</tr>
</tbody>
</table>

### Table 60. Instructions with Eight Compare Operations

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_CMP_{COMPI}_I16</td>
<td>16-bit signed integer compare.</td>
<td>0xA0 - 0xA7</td>
</tr>
<tr>
<td>V_CMP_{COMPI}_U16</td>
<td>16-bit signed integer compare. Also writes EXEC.</td>
<td>0xA8 - 0xAF</td>
</tr>
<tr>
<td>V_CMPX_{COMPI}_I16</td>
<td>16-bit unsigned integer compare.</td>
<td>0xB0 - 0xB7</td>
</tr>
<tr>
<td>V_CMPX_{COMPI}_U16</td>
<td>16-bit unsigned integer compare. Also writes EXEC.</td>
<td>0xB8 - 0xBF</td>
</tr>
<tr>
<td>V_CMP_{COMPI}_I32</td>
<td>32-bit signed integer compare.</td>
<td>0xC0 - 0xC7</td>
</tr>
<tr>
<td>V_CMPX_{COMPI}_I32</td>
<td>32-bit unsigned integer compare. Also writes EXEC.</td>
<td>0xC8 - 0xCF</td>
</tr>
<tr>
<td>V_CMP_{COMPI}_I64</td>
<td>64-bit signed integer compare.</td>
<td>0xE0 - 0xEF</td>
</tr>
<tr>
<td>V_CMP_{COMPI}_U64</td>
<td>64-bit signed integer compare. Also writes EXEC.</td>
<td>0xE8 - 0xEF</td>
</tr>
<tr>
<td>V_CMPX_{COMPI}_I64</td>
<td>64-bit unsigned integer compare.</td>
<td>0xF0 - 0xF7</td>
</tr>
<tr>
<td>V_CMPX_{COMPI}_U64</td>
<td>64-bit unsigned integer compare. Also writes EXEC.</td>
<td>0xF8 - 0xFF</td>
</tr>
</tbody>
</table>

### Table 61. VOPC Compare Opcodes

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>V_CMP_F_F32</td>
<td>D[threadId] = 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>1</td>
<td>V_CMP_LT_F32</td>
<td>D[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>2</td>
<td>V_CMP_EQ_F32</td>
<td>D[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>3</td>
<td>V_CMP_LE_F32</td>
<td>D[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>4</td>
<td>V_CMP_GT_F32</td>
<td>D[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>5</td>
<td>V_CMP_LG_F32</td>
<td>D[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>6</td>
<td>V_CMP_GE_F32</td>
<td>D[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>7</td>
<td>V_CMP_O_F32</td>
<td>D[threadId] = (!isNan(S0) &amp;&amp; !isNan(S1)).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>8</td>
<td>V_CMP_U_F32</td>
<td>D[threadId] = (isNan(S0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>9</td>
<td>V_CMP_NGE_F32</td>
<td>D[threadId] = !(S0 &gt;= S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &lt;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>10</td>
<td>V_CMP_NLG_F32</td>
<td>D[threadId] = !(S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as ==.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>11</td>
<td>V_CMP_NGT_F32</td>
<td>D[threadId] = !(S0 &gt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &lt;=.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>12</td>
<td>V_CMP_NLE_F32</td>
<td>D[threadId] = !(S0 &lt;= S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &gt;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>13</td>
<td>V_CMP_NEQ_F32</td>
<td>D[threadId] = !(S0 == S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as !=.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>14</td>
<td>V_CMP_NLT_F32</td>
<td>D[threadId] = !(S0 &lt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &gt;=.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>15</td>
<td>V_CMP_TRU_F32</td>
<td>D[threadId] = 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>16</td>
<td>V_CMPX_F_F32</td>
<td>EXEC[threadId] = 0.</td>
</tr>
<tr>
<td>17</td>
<td>V_CMPX_LT_F32</td>
<td>EXEC[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td>18</td>
<td>V_CMPX_EQ_F32</td>
<td>EXEC[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td>19</td>
<td>V_CMPX_LE_F32</td>
<td>EXEC[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td>20</td>
<td>V_CMPX_GT_F32</td>
<td>EXEC[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td>21</td>
<td>V_CMPX_LG_F32</td>
<td>EXEC[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td>22</td>
<td>V_CMPX_GE_F32</td>
<td>EXEC[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td>23</td>
<td>V_CMPX_O_F32</td>
<td>EXEC[threadId] = (!isNan(S0) &amp;&amp; !isNan(S1)).</td>
</tr>
<tr>
<td>24</td>
<td>V_CMPX_U_F32</td>
<td>EXEC[threadId] = (isNan(S0)</td>
</tr>
<tr>
<td>25</td>
<td>V_CMPX_NGE_F32</td>
<td>EXEC[threadId] = !(S0 &gt;= S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &lt;.</td>
</tr>
<tr>
<td>26</td>
<td>V_CMPX_NLG_F32</td>
<td>EXEC[threadId] = !(S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as ==.</td>
</tr>
<tr>
<td>27</td>
<td>V_CMPX_NGT_F32</td>
<td>EXEC[threadId] = !(S0 &gt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &lt;=.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>28</td>
<td>V_CMPX_NLE_F32</td>
<td>EXEC[threadId] = !(S0 &lt;= S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &gt;.</td>
</tr>
<tr>
<td>29</td>
<td>V_CMPX_NEQ_F32</td>
<td>EXEC[threadId] = !(S0 == S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as !=.</td>
</tr>
<tr>
<td>30</td>
<td>V_CMPX_NLT_F32</td>
<td>EXEC[threadId] = !(S0 &lt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &gt;=.</td>
</tr>
<tr>
<td>31</td>
<td>V_CMPX_TRU_F32</td>
<td>EXEC[threadId] = 1.</td>
</tr>
<tr>
<td>32</td>
<td>V_CMP_F_F64</td>
<td>D[threadId] = 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>33</td>
<td>V_CMP_LT_F64</td>
<td>D[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>34</td>
<td>V_CMP_EQ_F64</td>
<td>D[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>35</td>
<td>V_CMP_LE_F64</td>
<td>D[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>36</td>
<td>V_CMP_GT_F64</td>
<td>D[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>37</td>
<td>V_CMP_LG_F64</td>
<td>D[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>38</td>
<td>V_CMP_GE_F64</td>
<td>D[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>39</td>
<td>V_CMP_O_F64</td>
<td>D[threadId] = (!isNan(S0) &amp;&amp; !isNan(S1)).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>40</td>
<td>V_CMP_U_F64</td>
<td>D[threadId] = (isNan(S0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>41</td>
<td>V_CMP_NGE_F64</td>
<td>D[threadId] = !(S0 &gt;= S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &lt;..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>42</td>
<td>V_CMP_NLG_F64</td>
<td>D[threadId] = !(S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as ==.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>43</td>
<td>V_CMP_NGT_F64</td>
<td>D[threadId] = !(S0 &gt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &lt;=.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>44</td>
<td>V_CMP_NLE_F64</td>
<td>D[threadId] = !(S0 &lt;= S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &gt;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>45</td>
<td>V_CMP_NEQ_F64</td>
<td>D[threadId] = !(S0 == S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as !=.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>46</td>
<td>V_CMP_NLT_F64</td>
<td>D[threadId] = !(S0 &lt; S1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// With NAN inputs this is not the same operation as &gt;=.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>47</td>
<td>V_CMP_TRU_F64</td>
<td>D[threadId] = 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td>48</td>
<td>V_CMPX_F_F64</td>
<td>EXEC[threadId] = 0.</td>
</tr>
<tr>
<td>49</td>
<td>V_CMPX_LT_F64</td>
<td>EXEC[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td>50</td>
<td>V_CMPX_EQ_F64</td>
<td>EXEC[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td>51</td>
<td>V_CMPX_LE_F64</td>
<td>EXEC[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td>52</td>
<td>V_CMPX_GT_F64</td>
<td>EXEC[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td>53</td>
<td>V_CMPX_LG_F64</td>
<td>EXEC[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td>54</td>
<td>V_CMPX_GE_F64</td>
<td>EXEC[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td>55</td>
<td>V_CMPX_O_F64</td>
<td>EXEC[threadId] = (!isNan(S0) &amp;&amp; !isNan(S1)).</td>
</tr>
<tr>
<td>56</td>
<td>V_CMPX_U_F64</td>
<td>EXEC[threadId] = (isNan(S0)</td>
</tr>
<tr>
<td>57</td>
<td>V_CMPX_NGE_F64</td>
<td>EXEC[threadId] = !(S0 &gt;= S1)</td>
</tr>
<tr>
<td>58</td>
<td>V_CMPX_NLG_F64</td>
<td>EXEC[threadId] = !(S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td>59</td>
<td>V_CMPX_NGT_F64</td>
<td>EXEC[threadId] = !(S0 &gt; S1)</td>
</tr>
<tr>
<td>60</td>
<td>V_CMPX_NLE_F64</td>
<td>EXEC[threadId] = !(S0 &lt;= S1)</td>
</tr>
<tr>
<td>61</td>
<td>V_CMPX_NEQ_F64</td>
<td>EXEC[threadId] = !(S0 == S1)</td>
</tr>
<tr>
<td>62</td>
<td>V_CMPX_NLT_F64</td>
<td>EXEC[threadId] = !(S0 &lt; S1)</td>
</tr>
<tr>
<td>63</td>
<td>V_CMPX_TRU_F64</td>
<td>EXEC[threadId] = 1.</td>
</tr>
<tr>
<td>128</td>
<td>V_CMP_F_I32</td>
<td>D[threadId] = 0.</td>
</tr>
<tr>
<td>129</td>
<td>V_CMP_LT_I32</td>
<td>D[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td>130</td>
<td>V_CMP_EQ_I32</td>
<td>D[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td>131</td>
<td>V_CMP_LE_I32</td>
<td>D[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td>132</td>
<td>V_CMP_GT_I32</td>
<td>D[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td>133</td>
<td>V_CMP_NE_I32</td>
<td>D[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td>134</td>
<td>V_CMP_GE_I32</td>
<td>D[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td>135</td>
<td>V_CMP_T_I32</td>
<td>D[threadId] = 1.</td>
</tr>
</tbody>
</table>

RDNA 2 Instruction Set Architecture

12.9. VOPC Instructions
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>136</td>
<td>V_CMP_CLASS_F32</td>
<td>VCC = IEEE numeric class function specified in S1.u, performed on S0.f.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The function reports true if the floating point value is <em>any</em> of the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>numeric types selected in S1.u according to the following list:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[0] -- value is a signaling NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[1] -- value is a quiet NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[2] -- value is negative infinity.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[3] -- value is a negative normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[4] -- value is a negative denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[5] -- value is negative zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[6] -- value is positive zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[7] -- value is a positive denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[8] -- value is a positive normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[9] -- value is positive infinity.</td>
</tr>
<tr>
<td>137</td>
<td>V_CMP_LT_I16</td>
<td>D[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>138</td>
<td>V_CMP_EQ_I16</td>
<td>D[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>139</td>
<td>V_CMP_LE_I16</td>
<td>D[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>140</td>
<td>V_CMP_GT_I16</td>
<td>D[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>141</td>
<td>V_CMP_NE_I16</td>
<td>D[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>142</td>
<td>V_CMP_GE_I16</td>
<td>D[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>143</td>
<td>V_CMP_CLASS_F16</td>
<td>VCC = IEEE numeric class function specified in S1.u, performed on</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S0.f16.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Note that the S1 has a format of f16 since floating point literal</td>
</tr>
<tr>
<td></td>
<td></td>
<td>constants are interpreted as 16 bit value for this opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The function reports true if the floating point value is <em>any</em> of the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>numeric types selected in S1.u according to the following list:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[0] -- value is a signaling NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[1] -- value is a quiet NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[2] -- value is negative infinity.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[3] -- value is a negative normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[4] -- value is a negative denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[5] -- value is negative zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[6] -- value is positive zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[7] -- value is a positive denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[8] -- value is a positive normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[9] -- value is positive infinity.</td>
</tr>
<tr>
<td>144</td>
<td>V_CMPX_F_I32</td>
<td>EXEC[threadId] = 0.</td>
</tr>
<tr>
<td>145</td>
<td>V_CMPX_LT_I32</td>
<td>EXEC[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td>146</td>
<td>V_CMPX_EQ_I32</td>
<td>EXEC[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td>147</td>
<td>V_CMPX_LE_I32</td>
<td>EXEC[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>148</td>
<td>V_CMPX_GT_I32</td>
<td>EXEC[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td>149</td>
<td>V_CMPX_NE_I32</td>
<td>EXEC[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td>150</td>
<td>V_CMPX_GE_I32</td>
<td>EXEC[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td>151</td>
<td>V_CMPX_T_I32</td>
<td>EXEC[threadId] = 1.</td>
</tr>
<tr>
<td>152</td>
<td>V_CMPX_CLASS_F32</td>
<td>EXEC = IEEE numeric class function specified in S1.u, performed on S0.f.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The function reports true if the floating point value is <em>any</em> of the numeric types selected in S1.u according to the following list:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[0] -- value is a signaling NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[1] -- value is a quiet NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[2] -- value is negative infinity.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[3] -- value is a negative normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[4] -- value is a negative denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[5] -- value is negative zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[6] -- value is positive zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[7] -- value is a positive denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[8] -- value is a positive normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[9] -- value is positive infinity.</td>
</tr>
<tr>
<td>153</td>
<td>V_CMPX_LT_I16</td>
<td>EXEC[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td>154</td>
<td>V_CMPX_EQ_I16</td>
<td>EXEC[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td>155</td>
<td>V_CMPX_LE_I16</td>
<td>EXEC[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td>156</td>
<td>V_CMPX_GT_I16</td>
<td>EXEC[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td>157</td>
<td>V_CMPX_NE_I16</td>
<td>EXEC[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td>158</td>
<td>V_CMPX_GE_I16</td>
<td>EXEC[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td>159</td>
<td>V_CMPX_CLASS_F16</td>
<td>EXEC = IEEE numeric class function specified in S1.u, performed on S0.f16.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Note that the S1 has a format of f16 since floating point literal constants are interpreted as 16 bit value for this opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The function reports true if the floating point value is <em>any</em> of the numeric types selected in S1.u according to the following list:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[0] -- value is a signaling NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[1] -- value is a quiet NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[2] -- value is negative infinity.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[3] -- value is a negative normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[4] -- value is a negative denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[5] -- value is negative zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[6] -- value is positive zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[7] -- value is a positive denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[8] -- value is a positive normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[9] -- value is positive infinity.</td>
</tr>
<tr>
<td>160</td>
<td>V_CMPF_I64</td>
<td>D[threadId] = 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
</tbody>
</table>
## 12.9. VOPC Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 161    | V_CMP_LT_I64              | \[threadId\] = (S0 < S1).  
// D = VCC in VOPC encoding. |
| 162    | V_CMP_EQ_I64              | \[threadId\] = (S0 == S1).  
// D = VCC in VOPC encoding. |
| 163    | V_CMP_LE_I64              | \[threadId\] = (S0 <= S1).  
// D = VCC in VOPC encoding. |
| 164    | V_CMP_GT_I64              | \[threadId\] = (S0 > S1).  
// D = VCC in VOPC encoding. |
| 165    | V_CMP_NE_I64              | \[threadId\] = (S0 <> S1).  
// D = VCC in VOPC encoding. |
| 166    | V_CMP_GE_I64              | \[threadId\] = (S0 >= S1).  
// D = VCC in VOPC encoding. |
| 167    | V_CMP_T_I64               | \[threadId\] = 1.  
// D = VCC in VOPC encoding. |
| 168    | V_CMP_CLASS_F64           | VCC = IEEE numeric class function specified in S1.u, performed on S0.d.  
The function reports true if the floating point value is *any* of the numeric types selected in S1.u according to the following list:  
S1.u[0] -- value is a signaling NaN.  
S1.u[1] -- value is a quiet NaN.  
S1.u[2] -- value is negative infinity.  
S1.u[3] -- value is a negative normal value.  
S1.u[4] -- value is a negative denormal value.  
S1.u[5] -- value is negative zero.  
S1.u[6] -- value is positive zero.  
S1.u[7] -- value is a positive denormal value.  
S1.u[8] -- value is a positive normal value.  
S1.u[9] -- value is positive infinity. |
| 169    | V_CMP_LT_U16              | \[threadId\] = (S0 < S1).  
// D = VCC in VOPC encoding. |
| 170    | V_CMP_EQ_U16              | \[threadId\] = (S0 == S1).  
// D = VCC in VOPC encoding. |
| 171    | V_CMP_LE_U16              | \[threadId\] = (S0 <= S1).  
// D = VCC in VOPC encoding. |
| 172    | V_CMP_GT_U16              | \[threadId\] = (S0 > S1).  
// D = VCC in VOPC encoding. |
| 173    | V_CMP_NE_U16              | \[threadId\] = (S0 <> S1).  
// D = VCC in VOPC encoding. |
| 174    | V_CMP_GE_U16              | \[threadId\] = (S0 >= S1).  
// D = VCC in VOPC encoding. |
<p>| 176    | V_CMPX_F_I64              | EXEC[threadId] = 0. |
| 177    | V_CMPX_LT_I64             | EXEC[threadId] = (S0 &lt; S1). |
| 178    | V_CMPX_EQ_I64             | EXEC[threadId] = (S0 == S1). |
| 179    | V_CMPX_LE_I64             | EXEC[threadId] = (S0 &lt;= S1). |
| 180    | V_CMPX_GT_I64             | EXEC[threadId] = (S0 &gt; S1). |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>181</td>
<td>V_CMPX_NE_I64</td>
<td>EXEC[threadId] = ( S0 &lt;&gt; S1 ).</td>
</tr>
<tr>
<td>182</td>
<td>V_CMPX_GE_I64</td>
<td>EXEC[threadId] = ( S0 &gt;= S1 ).</td>
</tr>
<tr>
<td>183</td>
<td>V_CMPX_T_I64</td>
<td>EXEC[threadId] = 1.</td>
</tr>
<tr>
<td>184</td>
<td>V_CMPX_CLASS_F64</td>
<td>EXEC = IEEE numeric class function specified in S1.u, performed on S0.d.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The function reports true if the floating point value is <em>any</em> of the numeric types selected in S1.u</td>
</tr>
<tr>
<td></td>
<td></td>
<td>according to the following list:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[0] -- value is a signaling NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[1] -- value is a quiet NaN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[2] -- value is negative infinity.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[3] -- value is a negative normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[4] -- value is a negative denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[5] -- value is negative zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[6] -- value is positive zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[7] -- value is a positive denormal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[8] -- value is a positive normal value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>S1.u[9] -- value is positive infinity.</td>
</tr>
<tr>
<td>185</td>
<td>V_CMPX_LT_U16</td>
<td>EXEC[threadId] = ( S0 &lt; S1 ).</td>
</tr>
<tr>
<td>186</td>
<td>V_CMPX_EQ_U16</td>
<td>EXEC[threadId] = ( S0 == S1 ).</td>
</tr>
<tr>
<td>187</td>
<td>V_CMPX_LE_U16</td>
<td>EXEC[threadId] = ( S0 &lt;= S1 ).</td>
</tr>
<tr>
<td>188</td>
<td>V_CMPX_GT_U16</td>
<td>EXEC[threadId] = ( S0 &gt; S1 ).</td>
</tr>
<tr>
<td>189</td>
<td>V_CMPX_NE_U16</td>
<td>EXEC[threadId] = ( S0 &lt;&gt; S1 ).</td>
</tr>
<tr>
<td>190</td>
<td>V_CMPX_GE_U16</td>
<td>EXEC[threadId] = ( S0 &gt;= S1 ).</td>
</tr>
<tr>
<td>192</td>
<td>V_CMP_F_U32</td>
<td>D[threadId] = 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>193</td>
<td>V_CMP_LT_U32</td>
<td>D[threadId] = ( S0 &lt; S1 ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>194</td>
<td>V_CMP_EQ_U32</td>
<td>D[threadId] = ( S0 == S1 ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>195</td>
<td>V_CMP_LE_U32</td>
<td>D[threadId] = ( S0 &lt;= S1 ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>196</td>
<td>V_CMP_GT_U32</td>
<td>D[threadId] = ( S0 &gt; S1 ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>197</td>
<td>V_CMP_NE_U32</td>
<td>D[threadId] = ( S0 &lt;&gt; S1 ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>198</td>
<td>V_CMP_GE_U32</td>
<td>D[threadId] = ( S0 &gt;= S1 ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>199</td>
<td>V_CMP_T_U32</td>
<td>D[threadId] = 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>200</td>
<td>V_CMP_F_F16</td>
<td>D[threadId] = 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>201</td>
<td>V_CMP_LT_F16</td>
<td>D[threadId] = ( S0 &lt; S1 ).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>202</td>
<td>V_CMP_EQ_F16</td>
<td>D[threadId] = (S0 == S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>203</td>
<td>V_CMP_LE_F16</td>
<td>D[threadId] = (S0 &lt;= S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>204</td>
<td>V_CMP_GT_F16</td>
<td>D[threadId] = (S0 &gt; S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>205</td>
<td>V_CMP_LG_F16</td>
<td>D[threadId] = (S0 &lt;&gt; S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>206</td>
<td>V_CMP_GE_F16</td>
<td>D[threadId] = (S0 &gt;= S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>207</td>
<td>V_CMP_O_F16</td>
<td>D[threadId] = (!isNan(S0) &amp;&amp; !isNan(S1)).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>208</td>
<td>V_CMPX_F_U32</td>
<td>EXEC[threadId] = 0.</td>
</tr>
<tr>
<td>209</td>
<td>V_CMPX_LT_U32</td>
<td>EXEC[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td>210</td>
<td>V_CMPX_EQ_U32</td>
<td>EXEC[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td>211</td>
<td>V_CMPX_LE_U32</td>
<td>EXEC[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td>212</td>
<td>V_CMPX_GT_U32</td>
<td>EXEC[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td>213</td>
<td>V_CMPX_NE_U32</td>
<td>EXEC[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td>214</td>
<td>V_CMPX_GE_U32</td>
<td>EXEC[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td>215</td>
<td>V_CMPX_T_U32</td>
<td>EXEC[threadId] = 1.</td>
</tr>
<tr>
<td>216</td>
<td>V_CMPX_F_F16</td>
<td>EXEC[threadId] = 0.</td>
</tr>
<tr>
<td>217</td>
<td>V_CMPX_LT_F16</td>
<td>EXEC[threadId] = (S0 &lt; S1).</td>
</tr>
<tr>
<td>218</td>
<td>V_CMPX_EQ_F16</td>
<td>EXEC[threadId] = (S0 == S1).</td>
</tr>
<tr>
<td>219</td>
<td>V_CMPX_LE_F16</td>
<td>EXEC[threadId] = (S0 &lt;= S1).</td>
</tr>
<tr>
<td>220</td>
<td>V_CMPX_GT_F16</td>
<td>EXEC[threadId] = (S0 &gt; S1).</td>
</tr>
<tr>
<td>221</td>
<td>V_CMPX_LG_F16</td>
<td>EXEC[threadId] = (S0 &lt;&gt; S1).</td>
</tr>
<tr>
<td>222</td>
<td>V_CMPX_GE_F16</td>
<td>EXEC[threadId] = (S0 &gt;= S1).</td>
</tr>
<tr>
<td>223</td>
<td>V_CMPX_O_F16</td>
<td>EXEC[threadId] = (!isNan(S0) &amp;&amp; !isNan(S1)).</td>
</tr>
<tr>
<td>224</td>
<td>V_CMP_F_U64</td>
<td>D[threadId] = 0.\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>225</td>
<td>V_CMP_LT_U64</td>
<td>D[threadId] = (S0 &lt; S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>226</td>
<td>V_CMP_EQ_U64</td>
<td>D[threadId] = (S0 == S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>227</td>
<td>V_CMP_LE_U64</td>
<td>D[threadId] = (S0 &lt;= S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>228</td>
<td>V_CMP_GT_U64</td>
<td>D[threadId] = (S0 &gt; S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>229</td>
<td>V_CMP_NE_U64</td>
<td>D[threadId] = (S0 &lt;&gt; S1).\n// D = VCC in VOPC encoding.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 230    | V_CMP_GE_U64        | D[threadId] = (S0 >= S1).  
// D = VCC in VOPC encoding. |
| 231    | V_CMP_T_U64         | D[threadId] = 1.  
// D = VCC in VOPC encoding. |
| 232    | V_CMP_U_F16         | D[threadId] = (isNan(S0) || isNan(S1)).  
// D = VCC in VOPC encoding. |
| 233    | V_CMP_NGE_F16       | D[threadId] = !(S0 >= S1)  
// With NAN inputs this is not the same operation as <. 
// D = VCC in VOPC encoding. |
| 234    | V_CMP_NLG_F16       | D[threadId] = !(S0 <> S1)  
// With NAN inputs this is not the same operation as ==. 
// D = VCC in VOPC encoding. |
| 235    | V_CMP_NGT_F16       | D[threadId] = !(S0 > S1)  
// With NAN inputs this is not the same operation as <=. 
// D = VCC in VOPC encoding. |
| 236    | V_CMP_NLE_F16       | D[threadId] = !(S0 <= S1)  
// With NAN inputs this is not the same operation as >. 
// D = VCC in VOPC encoding. |
| 237    | V_CMP_NEQ_F16       | D[threadId] = !(S0 == S1)  
// With NAN inputs this is not the same operation as !=. 
// D = VCC in VOPC encoding. |
| 238    | V_CMP_NLT_F16       | D[threadId] = !(S0 < S1)  
// With NAN inputs this is not the same operation as >=. 
// D = VCC in VOPC encoding. |
| 239    | V_CMP_TRU_F16       | D[threadId] = 1.  
// D = VCC in VOPC encoding. |
| 240    | V_CMPX_F_U64        | EXEC[threadId] = 0. |
| 241    | V_CMPX_LT_U64       | EXEC[threadId] = (S0 < S1). |
| 242    | V_CMPX_EQ_U64       | EXEC[threadId] = (S0 == S1). |
| 243    | V_CMPX_LE_U64       | EXEC[threadId] = (S0 <= S1). |
| 244    | V_CMPX_GT_U64       | EXEC[threadId] = (S0 > S1). |
| 245    | V_CMPX_NE_U64       | EXEC[threadId] = (S0 <> S1). |
| 246    | V_CMPX_GE_U64       | EXEC[threadId] = (S0 >= S1). |
| 247    | V_CMPX_T_U64        | EXEC[threadId] = 1. |
| 248    | V_CMPX_U_F16        | EXEC[threadId] = (isNan(S0) || isNan(S1)). |
| 249    | V_CMPX_NGE_F16      | EXEC[threadId] = !(S0 >= S1)  
// With NAN inputs this is not the same operation as <. |
| 250    | V_CMPX_NLG_F16      | EXEC[threadId] = !(S0 <> S1)  
// With NAN inputs this is not the same operation as ==. |
| 251    | V_CMPX_NGT_F16      | EXEC[threadId] = !(S0 > S1)  
// With NAN inputs this is not the same operation as <=. |
| 252    | V_CMPX_NLE_F16      | EXEC[threadId] = !(S0 <= S1)  
// With NAN inputs this is not the same operation as >. |
### 12.9.1. VOPC using VOP3A encoding

Instructions in this format may also be encoded as VOP3A. VOP3A allows access to the extra control bits (e.g. ABS, OMOD) at the expense of a larger instruction word. The VOP3A opcode is: VOP2 opcode + 0x000.

When the CLAMP microcode bit is set to 1, these compare instructions signal an exception when either of the inputs is NaN. When CLAMP is set to zero, NaN does not signal an exception. The second eight VOPC instructions have \{OP8\} embedded in them. This refers to each of the compare operations listed below.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 253    | V_CMPX_NEQ_F16           | EXEC[threadId] = !(S0 == S1)  
// With NAN inputs this is not the same operation as !=. |
| 254    | V_CMPX_NLT_F16           | EXEC[threadId] = !(S0 < S1)   
// With NAN inputs this is not the same operation as >=. |
| 255    | V_CMPX_TRU_F16           | EXEC[threadId] = 1.          |

#### where:

- VDST = Destination for instruction in the VGPR.
- ABS = Floating-point absolute value.
- CLMP = Clamp output.
- OP = Instruction opcode.
- SRC0 = First operand for instruction.
- SRC1 = Second operand for instruction.
- SRC2 = Third operand for instruction. Unused in VOPC instructions.
- OMOD = Output modifier for instruction. Unused in VOPC instructions.
- NEG = Floating-point negation.

### 12.10. VOP3P Instructions

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 0      | V_PK_MAD_I16             | Packed multiply-add on signed shorts.  
D.i[31:16] = S0.i[31:16] * S1.i[31:16] + S2.i[31:16];  
D.i[15:0] = S0.i[15:0] * S1.i[15:0] + S2.i[15:0]. |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>V_PK_MUL_LO_U16</td>
<td>Packed multiply on unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[31:16] = S0.u[31:16] * S1.u[31:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[15:0] = S0.u[15:0] * S1.u[15:0].]</td>
</tr>
<tr>
<td>2</td>
<td>V_PK_ADD_I16</td>
<td>Packed addition on signed shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[31:16] = S0.i[31:16] + S1.i[31:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[15:0] = S0.i[15:0] + S1.i[15:0].]</td>
</tr>
<tr>
<td>3</td>
<td>V_PK_SUB_I16</td>
<td>Packed subtraction on signed shorts. The second operand is subtracted from</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the first.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[31:16] = S0.i[31:16] - S1.i[31:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[15:0] = S0.i[15:0] - S1.i[15:0].]</td>
</tr>
<tr>
<td>4</td>
<td>V_PK_LSHLREV_B16</td>
<td>Packed logical shift left. The shift count is in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[31:16] = S1.u[31:16] &lt;&lt; S0.u[19:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[15:0] = S1.u[15:0] &lt;&lt; S0.u[3:0].]</td>
</tr>
<tr>
<td>5</td>
<td>V_PK_LSHRREV_B16</td>
<td>Packed logical shift right. The shift count is in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[31:16] = S1.u[31:16] &gt;&gt; S0.u[19:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[15:0] = S1.u[15:0] &gt;&gt; S0.u[3:0].]</td>
</tr>
<tr>
<td>6</td>
<td>V_PK_ASHRREV_I16</td>
<td>Packed arithmetic shift right (preserve sign bit). The shift count is in</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[31:16] = S1.i[31:16] &gt;&gt; S0.i[19:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[15:0] = S1.i[15:0] &gt;&gt; S0.i[3:0].]</td>
</tr>
<tr>
<td>7</td>
<td>V_PK_MAX_I16</td>
<td>Packed maximum of signed shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[31:16] = (S0.i[31:16] &gt;= S1.i[31:16]) ? S0.i[31:16] : S1.i[31:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[15:0] = (S0.i[15:0] &gt;= S1.i[15:0]) ? S0.i[15:0] : S1.i[15:0].]</td>
</tr>
<tr>
<td>8</td>
<td>V_PK_MIN_I16</td>
<td>Packed minimum of signed shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[31:16] = (S0.i[31:16] &lt; S1.i[31:16]) ? S0.i[31:16] : S1.i[31:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i[15:0] = (S0.i[15:0] &lt; S1.i[15:0]) ? S0.i[15:0] : S1.i[15:0].]</td>
</tr>
<tr>
<td>9</td>
<td>V_PK_MAD_U16</td>
<td>Packed multiply-add on unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[31:16] = S0.u[31:16] * S1.u[31:16] + S2.u[31:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[15:0] = S0.u[15:0] * S1.u[15:0] + S2.u[15:0].]</td>
</tr>
<tr>
<td>10</td>
<td>V_PK_ADD_U16</td>
<td>Packed addition on unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[31:16] = S0.u[31:16] + S1.u[31:16];]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u[15:0] = S0.u[15:0] + S1.u[15:0].]</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>--------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>11</td>
<td>V_PK_SUB_U16</td>
<td>Packed subtraction on unsigned shorts. The second operand is subtracted from the first.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[31:16] = S0.u[31:16] - S1.u[31:16];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[15:0] = S0.u[15:0] - S1.u[15:0].</td>
</tr>
<tr>
<td>12</td>
<td>V_PK_MAX_U16</td>
<td>Packed maximum of unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[31:16] = (S0.u[31:16] &gt;= S1.u[31:16]) ? S0.u[31:16] : S1.u[31:16];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[15:0] = (S0.u[15:0] &gt;= S1.u[15:0]) ? S0.u[15:0] : S1.u[15:0].</td>
</tr>
<tr>
<td>13</td>
<td>V_PK_MIN_U16</td>
<td>Packed minimum of unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[31:16] = (S0.u[31:16] &lt; S1.u[31:16]) ? S0.u[31:16] : S1.u[31:16];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[15:0] = (S0.u[15:0] &lt; S1.u[15:0]) ? S0.u[15:0] : S1.u[15:0].</td>
</tr>
<tr>
<td>14</td>
<td>V_PK_FMA_F16</td>
<td>Packed fused-multiply-add of FP16 values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[31:16] = S0.f[31:16] * S1.f[31:16] + S2.f[31:16];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[15:0] = S0.f[15:0] * S1.f[15:0] + S2.f[15:0].</td>
</tr>
<tr>
<td>15</td>
<td>V_PK_ADD_F16</td>
<td>Packed addition of FP16 values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[31:16] = S0.f[31:16] + S1.f[31:16];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[15:0] = S0.f[15:0] + S1.f[15:0].</td>
</tr>
<tr>
<td>16</td>
<td>V_PK_MUL_F16</td>
<td>Packed multiply of FP16 values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[31:16] = S0.f[31:16] * S1.f[31:16];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[15:0] = S0.f[15:0] * S1.f[15:0].</td>
</tr>
<tr>
<td>17</td>
<td>V_PK_MIN_F16</td>
<td>Packed minimum of FP16 values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[31:16] = min(S0.f[31:16], S1.f[31:16]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[15:0] = min(S0.f[15:0], S1.u[15:0]).</td>
</tr>
<tr>
<td>18</td>
<td>V_PK_MAX_F16</td>
<td>Packed maximum of FP16 values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[31:16] = max(S0.f[31:16], S1.f[31:16]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f[15:0] = max(S0.f[15:0], S1.u[15:0]).</td>
</tr>
<tr>
<td>19</td>
<td>V_DOT2_F32_F16</td>
<td>Dot product of packed FP16 values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f32 = S0.f16[0] * S1.f16[0] + S0.f16[1] * S1.f16[1] + S2.f32.</td>
</tr>
<tr>
<td>20</td>
<td>V_DOT2_I32_I16</td>
<td>Dot product of signed shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i32 = S0.i16[0] * S1.i16[0] + S0.i16[1] * S1.i16[1] + S2.i32.</td>
</tr>
<tr>
<td>21</td>
<td>V_DOT2_U32_U16</td>
<td>Dot product of unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = S0.u16[0] * S1.u16[0] + S0.u16[1] * S1.u16[1] + S2.u32.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------------------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>22</td>
<td>V_DOT4_I32_I8</td>
<td>Dot product of signed bytes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i32 = \text{S0.i8}[0] * \text{S1.i8}[0] + \text{S0.i8}[1] * \text{S1.i8}[1] + \text{S0.i8}[2] * \text{S1.i8}[2] + \text{S0.i8}[3] * \text{S1.i8}[3] + \text{S2.i32}.]</td>
</tr>
<tr>
<td>23</td>
<td>V_DOT4_U32_U8</td>
<td>Dot product of unsigned bytes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u32 = \text{S0.u8}[0] * \text{S1.u8}[0] + \text{S0.u8}[1] * \text{S1.u8}[1] + \text{S0.u8}[2] * \text{S1.u8}[2] + \text{S0.u8}[3] * \text{S1.u8}[3] + \text{S2.u32}.]</td>
</tr>
<tr>
<td>24</td>
<td>V_DOT8_I32_I4</td>
<td>Dot product of signed nibbles.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.i32 = \text{S0.i4}[0] * \text{S1.i4}[0] + \text{S0.i4}[1] * \text{S1.i4}[1] + \text{S0.i4}[2] * \text{S1.i4}[2] + \text{S0.i4}[3] * \text{S1.i4}[3] + \text{S0.i4}[4] * \text{S1.i4}[4] + \text{S0.i4}[5] * \text{S1.i4}[5] + \text{S0.i4}[6] * \text{S1.i4}[6] + \text{S0.i4}[7] * \text{S1.i4}[7] + \text{S2.i32}.]</td>
</tr>
<tr>
<td>25</td>
<td>V_DOT8_U32_U4</td>
<td>Dot product of unsigned nibbles.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u32 = \text{S0.u4}[0] * \text{S1.u4}[0] + \text{S0.u4}[1] * \text{S1.u4}[1] + \text{S0.u4}[2] * \text{S1.u4}[2] + \text{S0.u4}[3] * \text{S1.u4}[3] + \text{S0.u4}[4] * \text{S1.u4}[4] + \text{S0.u4}[5] * \text{S1.u4}[5] + \text{S0.u4}[6] * \text{S1.u4}[6] + \text{S0.u4}[7] * \text{S1.u4}[7] + \text{S2.u32}.]</td>
</tr>
<tr>
<td>32</td>
<td>V_FMA_MIX_F32</td>
<td>Fused-multiply-add of single-precision values with MIX encoding.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Size and location of \text{S0}, \text{S1} and \text{S2} controlled by \text{OPSEL}:[0=\text{src}[31:0], 1=\text{src}[31:0], 2=\text{src}[15:0], 3=\text{src}[31:16].] Also, for \text{MAD_MIX}, the \text{NEG_HI} field acts instead as an absolute-value modifier.[D.f[31:0] = \text{S0.f} * \text{S1.f} + \text{S2.f}.]</td>
</tr>
<tr>
<td>33</td>
<td>V_FMA_MIXLO_F16</td>
<td>Fused-multiply-add of FP16 values with MIX encoding, result stored in low 16 bits of destination. Size and location of \text{S0}, \text{S1} and \text{S2} controlled by \text{OPSEL}:[0=\text{src}[31:0], 1=\text{src}[31:0], 2=\text{src}[15:0], 3=\text{src}[31:16].] Also, for \text{MAD_MIX}, the \text{NEG_HI} field acts instead as an absolute-value modifier.[D.f[15:0] = \text{S0.f} * \text{S1.f} + \text{S2.f}.]</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>----------------------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>34</td>
<td>V_FMA_MIXHI_F16</td>
<td>Fused-multiply-add of FP16 values with MIX encoding, result stored in HIGH 16 bits of destination. Size and location of S0, S1 and S2 controlled by OPSEL: 0=src[31:0], 1=src[31:0], 2=src[15:0], 3=src[31:16]. Also, for MAD_MIX, the NEG_HI field acts instead as an absolute-value modifier.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f[31:16] = S0.f * S1.f + S2.f.$</td>
</tr>
</tbody>
</table>

### 12.11. VINTERP Instructions

#### Opcode: 0

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Source Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_INTERP_P1_F32</td>
<td>Parameter interpolation, first pass.</td>
<td>$D.f32 = P10[S1.u32].f32 * S0.f32 + P0[S1.u3].f32.$</td>
</tr>
</tbody>
</table>

**CAUTION:** when in HALF_LDS mode, D must not be the same GPR as S; if D == S then data corruption will occur.

**NOTE:** In textual representations the I/J VGPR is the first source and the attribute is the second source; however in the VOP3 encoding the attribute is stored in the src0 field and the VGPR is stored in the src1 field.

#### Opcode: 1

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Source Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_INTERP_P2_F32</td>
<td>Parameter interpolation, second pass.</td>
<td>$D.f = P20[S1.u] * S0.f + D.f.$</td>
</tr>
</tbody>
</table>

**NOTE:** In textual representations the I/J VGPR is the first source and the attribute is the second source; however in the VOP3 encoding the attribute is stored in the src0 field and the VGPR is stored in the src1 field.

#### Opcode: 2

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Source Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_INTERP_MOV_F32</td>
<td>Parameter load. Used for custom interpolation in the shader.</td>
<td>$D.f = {P10,P20,P0}[S1.u].$</td>
</tr>
</tbody>
</table>

### 12.11.1. VINTERP using VOP3 encoding

Instructions in this format may also be encoded as VOP3A. VOP3A allows access to the extra control bits (e.g. ABS, OMOD) at the expense of a larger instruction word. The VOP3A opcode is: VOP2 opcode + 0x270.
12.12. VOP3A & VOP3B Instructions

VOP3 instructions use one of two encodings:

**VOP3B**

- this encoding allows specifying a unique scalar destination, and is used only for:
  - V_ADD_CO_U32
  - V_SUB_CO_U32
  - V_SUBREV_CO_U32
  - V_ADDC_CO_U32
  - V_SUBB_CO_U32
  - V_SUBBREV_CO_U32
  - V_DIV_SCALE_F32
  - V_DIV_SCALE_F64
  - V_MAD_U64_U32
  - V_MAD_I64_I32

**VOP3A**

- all other VALU instructions use this encoding

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 320    | V_FMA_LEGACY_F32   | Multiply and add single-precision values. Follows DX9 rules where 0.0 times anything produces 0.0 (this is not IEEE compliant).  
             | D.f = S0.f * S1.f + S2.f. // DX9 rules, 0.0 * x = 0.0                                          |
| 322    | V_MAD_I32_I24      | Multiply two signed 24-bit integers, add a signed 32-bit integer and store the result as a signed 32-bit integer. This opcode is as efficient as basic single-precision opcodes since it utilizes the single-precision floating point multiplier.  
             | D.i = S0.i[23:0] * S1.i[23:0] + S2.i.                                                         |
| 323    | V_MAD_U32_U24      | Multiply two unsigned 24-bit integers, add an unsigned 32-bit integer and store the result as an unsigned 32-bit integer. This opcode is as efficient as basic single-precision opcodes since it utilizes the single-precision floating point multiplier.  
<pre><code>         | D.u = S0.u[23:0] * S1.u[23:0] + S2.u.                                                         |
</code></pre>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>324</td>
<td>V_CUBEID_F32</td>
<td>Cubemap Face ID determination. Result is a floating point face ID.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Set D.f = cubemap face ID ([0.0, 1.0, ..., 5.0]).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// XYZ coordinate is given in (S0.f, S1.f, S2.f).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S0.f = x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S1.f = y</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S2.f = z</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (abs(S2.f) &gt;= abs(S0.f) &amp;&amp; abs(S2.f) &gt;= abs(S1.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (S2.f &lt; 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 5.0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 4.0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (abs(S1.f) &gt;= abs(S0.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (S1.f &lt; 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 3.0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 2.0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (S0.f &lt; 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 1.0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 0.0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>325</td>
<td>V_CUBESC_F32</td>
<td>Cubemap S coordinate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D.f = cubemap S coordinate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// XYZ coordinate is given in (S0.f, S1.f, S2.f).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S0.f = x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S1.f = y</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S2.f = z</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (abs(S2.f) &gt;= abs(S0.f) &amp;&amp; abs(S2.f) &gt;= abs(S1.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (S2.f &lt; 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = -S0.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S0.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (abs(S1.f) &gt;= abs(S0.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S0.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (S0.f &lt; 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S2.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = -S2.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>326</td>
<td>V_CUBETC_F32</td>
<td>Cubemap T coordinate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D.f = cubemap T coordinate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// XYZ coordinate is given in (S0.f, S1.f, S2.f).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S0.f = x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S1.f = y</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S2.f = z</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (abs(S2.f) &gt;= abs(S0.f) &amp;&amp; abs(S2.f) &gt;= bs(S1.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = -S1.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (abs(S1.f) &gt;= abs(S0.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (S1.f &lt; 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = -S2.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S2.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = -S1.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>327</td>
<td>V_CUBEMA_F32</td>
<td>Determine cubemap major axis.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// D.f = 2.0 * cubemap major axis.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// XYZ coordinate is given in (S0.f, S1.f, S2.f).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S0.f = x</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S1.f = y</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// S2.f = z</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (abs(S2.f) &gt;= abs(S0.f) &amp;&amp; abs(S2.f) &gt;= abs(S1.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 2.0 * S2.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (abs(S1.f) &gt;= abs(S0.f))</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 2.0 * S1.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = 2.0 * S0.f;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>328</td>
<td>V_BFE_U32</td>
<td>Bitfield extract with S0 = data, S1 = field_offset, S2 = field_width.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S0.u &gt;&gt; S1.u[4:0]) &amp; ((1 &lt;&lt; S2.u[4:0]) - 1).</td>
</tr>
<tr>
<td>329</td>
<td>V_BFE_I32</td>
<td>Bitfield extract with S0 = data, S1 = field_offset, S2 = field_width.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = (S0.i &gt;&gt; S1.u[4:0]) &amp; ((1 &lt;&lt; S2.u[4:0]) - 1).</td>
</tr>
<tr>
<td>330</td>
<td>V_BFI_B32</td>
<td>Bitfield insert.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S0.u &amp; S1.u)</td>
</tr>
<tr>
<td>331</td>
<td>V_FMA_F32</td>
<td>Fused single precision multiply add. 0.5ULP accuracy, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f = S0.f * S1.f + S2.f.</td>
</tr>
<tr>
<td>332</td>
<td>V_FMA_F64</td>
<td>Fused double precision multiply add. 0.5ULP precision, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = S0.d * S1.d + S2.d.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 333    | V.Lerp_U8         | Unsigned 8-bit pixel average on packed unsigned bytes (linear interpolation). S2 acts as a round mode; if set, 0.5 rounds up, otherwise 0.5 truncates.  

\[
D.u = ((S0.u[31:24] + S1.u[31:24] + S2.u[24]) >> 1) << 24 \\
D.u += ((S0.u[23:16] + S1.u[23:16] + S2.u[16]) >> 1) << 16; \\
D.u += ((S0.u[15:8] + S1.u[15:8] + S2.u[8]) >> 1) << 8; \\
D.u += ((S0.u[7:0] + S1.u[7:0] + S2.u[0]) >> 1).
\]

| 334    | V.AlignBit_B32    | Align a value to the specified bit position.  

\[
D.u = ({S0,S1} >> S2.u[4:0]) & 0xffffffff.
\]

| 335    | V.AlignByte_B32   | Align a value to the specified byte position.  

\[
D.u = ({S0,S1} >> (8*S2.u[4:0])) & 0xffffffff.
\]

| 336    | V.MulLit_F32      | Multiply for lighting. Specific rules apply: 0.0 * x = 0.0; Specific INF, NaN, overflow rules.  

\[
D.f = S0.f * S1.f
\]

| 337    | V.Min3_F32        | Return minimum single-precision value of three inputs.  

\[
D.f = V.Min_F32(V.Min_F32(S0.f, S1.f), S2.f).
\]

| 338    | V.Min3_I32        | Return minimum signed integer value of three inputs.  

\[
D.i = V.Min_I32(V.Min_I32(S0.i, S1.i), S2.i).
\]

| 339    | V.Min3_U32        | Return minimum unsigned integer value of three inputs.  

\[
D.u = V.Min_U32(V.Min_U32(S0.u, S1.u), S2.u).
\]

| 340    | V.Max3_F32        | Return maximum single precision value of three inputs.  

\[
D.f = V.Max_F32(V.Max_F32(S0.f, S1.f), S2.f).
\]

| 341    | V.Max3_I32        | Return maximum signed integer value of three inputs.  

\[
D.i = V.Max_I32(V.Max_I32(S0.i, S1.i), S2.i).
\]

| 342    | V.Max3_U32        | Return maximum unsigned integer value of three inputs.  

\[
D.u = V.Max_U32(V.Max_U32(S0.u, S1.u), S2.u).
\]

| 343    | V.Med3_F32        | Return median single precision value of three inputs.  

\[
\text{if (isNan}(S0.f) || \text{isNan}(S1.f) || \text{isNan}(S2.f)) \\
\quad \text{D.f} = \text{V.Min3_F32}(S0.f, S1.f, S2.f); \\
\text{else if (V.Max3_F32(S0.f, S1.f, S2.f) == S0.f)} \\
\quad \text{D.f} = \text{V.Max_F32}(S1.f, S2.f); \\
\text{else if (V.Max3_F32(S0.f, S1.f, S2.f) == S1.f)} \\
\quad \text{D.f} = \text{V.Max_F32}(S0.f, S2.f); \\
\text{else} \\
\quad \text{D.f} = \text{V.Max_F32}(S0.f, S1.f); \\
\text{endif.}
\]
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>344</td>
<td>V_MED3_I32</td>
<td>Return median signed integer value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (V_MAX3_I32(S0.i, S1.i, S2.i) == S0.i)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = V_MAX_I32(S1.i, S2.i);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (V_MAX3_I32(S0.i, S1.i, S2.i) == S1.i)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = V_MAX_I32(S0.i, S2.i);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = V_MAX_I32(S0.i, S1.i);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>345</td>
<td>V_MED3_U32</td>
<td>Return median unsigned integer value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (V_MAX3_U32(S0.u, S1.u, S2.u) == S0.u)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = V_MAX_U32(S1.u, S2.u);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (V_MAX3_U32(S0.u, S1.u, S2.u) == S1.u)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = V_MAX_U32(S0.u, S2.u);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = V_MAX_U32(S0.u, S1.u);</td>
</tr>
<tr>
<td>346</td>
<td>V_SAD_U8</td>
<td>Sum of absolute differences with accumulation, overflow into upper bits is allowed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ABSDIFF(x, y) := (x &gt; y ? x - y : y - x) // UNSIGNED comparison</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = S2.u;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += ABSDIFF(S0.u[31:24], S1.u[31:24]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += ABSDIFF(S0.u[23:16], S1.u[23:16]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += ABSDIFF(S0.u[15:8], S1.u[15:8]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += ABSDIFF(S0.u[7:0], S1.u[7:0]);</td>
</tr>
<tr>
<td>347</td>
<td>V_SAD_HI_U8</td>
<td>Sum of absolute differences with accumulation, accumulate into the higher-order bits of S2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (V_SAD_U8(S0, S1, 0) &lt;&lt; 16) + S2.u.</td>
</tr>
<tr>
<td>348</td>
<td>V_SAD_U16</td>
<td>Short SAD with accumulation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ABSDIFF(x, y) := (x &gt; y ? x - y : y - x) // UNSIGNED comparison</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = S2.u;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += ABSDIFF(S0.u[31:16], S1.u[31:16]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += ABSDIFF(S0.u[15:8], S1.u[15:8]);</td>
</tr>
<tr>
<td>349</td>
<td>V_SAD_U32</td>
<td>Dword SAD with accumulation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ABSDIFF(x, y) := (x &gt; y ? x - y : y - x) // UNSIGNED comparison</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = ABSDIFF(S0.u, S1.u) + S2.u.</td>
</tr>
<tr>
<td>350</td>
<td>V_CVT_PK_U8_F32</td>
<td>Convert floating point value S0 to 8-bit unsigned integer and pack the result into byte S1 of dword S2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S2.u &amp; ~(0xff &lt;&lt; (8 * S1.u[1:0]))) ;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = D.u</td>
</tr>
</tbody>
</table>
## Opcode Name Description

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>351</td>
<td>V_DIV_FIXUP_F32</td>
<td>Single precision division fixup. S0 = Quotient, S1 = Denominator, S2 = Numerator. Given a numerator, denominator, and quotient from a divide, this opcode will detect and apply specific case numerics, touching up the quotient if necessary. This opcode also generates invalid, denorm and divide by zero exceptions caused by the division.</td>
</tr>
</tbody>
</table>

```c
sign_out = sign(S1.f)^sign(S2.f);
if (S2.f == NAN)
    D.f = Quiet(S2.f);
else if (S1.f == NAN)
    D.f = Quiet(S1.f);
else if (S1.f == S2.f == 0)
    // 0/0
    D.f = 0xffff_0000;
else if (abs(S1.f) == abs(S2.f) == +-INF)
    // inf/inf
    D.f = 0xffff_0000;
else if (S1.f == 0 || abs(S2.f) == +-INF)
    // x/0, or inf/y
    D.f = sign_out ? -INF : +INF;
else if (abs(S1.f) == +-INF || S2.f == 0)
    // x/inf, 0/y
    D.f = sign_out ? -0 : 0;
else if ((exponent(S2.f) - exponent(S1.f)) < -150)
    D.f = sign_out ? -underflow : underflow;
else if (exponent(S1.f) == 255)
    D.f = sign_out ? -overflow : overflow;
else
    D.f = sign_out ? -abs(S0.f) : abs(S0.f);
endif.
```
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 352    | V_DIV_FIXUP_F64   | Double precision division fixup.  
S0 = Quotient, S1 = Denominator, S2 = Numerator.  
Given a numerator, denominator, and quotient from a divide, this opcode will detect and apply specific case numerics, touching up the quotient if necessary. This opcode also generates invalid, denorm and divide by zero exceptions caused by the division.  

```
    sign_out = sign(S1.d)^sign(S2.d);
    if (S2.d == NAN)
        D.d = Quiet(S2.d);
    else if (S1.d == NAN)
        D.d = Quiet(S1.d);
    else if (S1.d == S2.d == 0)
        // 0/0
        D.d = 0xfff8_0000_0000_0000;
    else if (abs(S1.d) == abs(S2.d) == +-INF)
        // inf/inf
        D.d = 0xfff0_0000_0000_0000;
    else if (S1.d == 0 || abs(S2.d) == +-INF)
        // x/0, or inf/y
        D.d = sign_out ? -INF : +INF;
    else if (abs(S1.d) == +-INF || S2.d == 0)
        // x/inf, 0/y
        D.d = sign_out ? -0 : 0;
    else if ((exponent(S2.d) - exponent(S1.d)) < -1075)
        D.d = sign_out ? -underflow : underflow;
    else if (exponent(S1.d) == 2047)
        D.d = sign_out ? -overflow : overflow;
    else
        D.d = sign_out ? -abs(S0.d) : abs(S0.d);
```
|
| 356    | V_ADD_F64         | Add two double-precision values. 0.5ULP precision, denormals are supported.  
D.d = S0.d + S1.d. |
| 357    | V_MUL_F64         | Multiply two double-precision values. 0.5ULP precision, denormals are supported.  
D.d = S0.d * S1.d. |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>358</td>
<td>V_MIN_F64</td>
<td>Compute the minimum of two double-precision floats.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>if (IEEE_MODE &amp;&amp; S0.d == sNaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = Quiet(S0.d);</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (IEEE_MODE &amp;&amp; S1.d == sNaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = Quiet(S1.d);</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S0.d == NaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S1.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S1.d == NaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S0.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S0.d == +0.0 &amp;&amp; S1.d == -0.0)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S1.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S0.d == -0.0 &amp;&amp; S1.d == +0.0)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S0.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>// Note: there's no IEEE special case here like there is for</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>V_MAX_F64.</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = (S0.d &lt; S1.d ? S0.d : S1.d);</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>`endif.</td>
</tr>
<tr>
<td>359</td>
<td>V_MAX_F64</td>
<td>Compute the maximum of two double-precision floats.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>if (IEEE_MODE &amp;&amp; S0.d == sNaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = Quiet(S0.d);</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (IEEE_MODE &amp;&amp; S1.d == sNaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = Quiet(S1.d);</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S0.d == NaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S1.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S1.d == NaN)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S0.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S0.d == +0.0 &amp;&amp; S1.d == -0.0)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S1.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (S0.d == -0.0 &amp;&amp; S1.d == +0.0)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S0.d;</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else if (IEEE_MODE)</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = (S0.d &gt;= S1.d ? S0.d : S1.d);</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>else</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = (S0.d &gt; S1.d ? S0.d : S1.d);</code></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>`endif.</td>
</tr>
<tr>
<td>360</td>
<td>V_LDEXP_F64</td>
<td>Multiply a double-precision float by an integral power of 2,</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>compare with the ldexp() function in C.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><code>D.d = S0.d * (2 ** S1.i).</code></td>
</tr>
<tr>
<td>361</td>
<td>V_MUL_LO_U32</td>
<td>Multiply two unsigned integers. If you only need to multiply</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>integers with small magnitudes consider V_MUL_U32_U24, which is</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>a faster implementation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>`D.u = S0.u * S1.u.</td>
</tr>
<tr>
<td>362</td>
<td>V_MUL_HI_U32</td>
<td>Multiply two unsigned integers and store the high 32 bits of the</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>result. If you only need to multiply integers with small</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>magnitudes consider V_MUL_HI_U32_U24, which is a faster implementation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>`D.u = (S0.u * S1.u) &gt;&gt; 32.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
<td></td>
</tr>
<tr>
<td>364</td>
<td>V_MUL_HI_I32</td>
<td>Multiply two signed integers and store the high 32 bits of the result. If you only need to multiply integers with small magnitudes consider V_MUL_HI_I32_I24, which is a faster implementation.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i = (S0.i * S1.i) &gt;&gt; 32.$</td>
<td></td>
</tr>
<tr>
<td>365</td>
<td>V_DIV_SCALE_F32</td>
<td>Single precision division pre-scale. S0 = Input to scale (either denominator or numerator), S1 = Denominator, S2 = Numerator. Given a numerator and denominator, this opcode will appropriately scale inputs for division to avoid subnormal terms during Newton-Raphson correction algorithm. S0 must be the same value as either S1 or S2. This opcode produces a VCC flag for post-scaling of the quotient (using V_DIV_FMAS_F32).</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$VCC = 0;$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if ($S2.f == 0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{NAN}$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (exponent($S2.f) - exponent($S1.f) &gt;= 96)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// N/D near MAX_FLOAT</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$VCC = 1;$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if ($S0.f == S1.f)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Only scale the denominator</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{ldexp(S0.f, 64)};$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>end if</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if ($S1.f == \text{DENORM}$)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{ldexp(S0.f, 64)};$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if ($1 / S1.f == \text{DENORM} &amp;&amp; S2.f / S1.f == \text{DENORM}$)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$VCC = 1;$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if ($S0.f == S1.f)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Only scale the denominator</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{ldexp(S0.f, 64)};$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>end if</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if ($1 / S1.f == \text{DENORM}$)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{ldexp(S0.f, -64)};$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if ($S2.f / S1.f == \text{DENORM}$)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$VCC = 1;$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>if ($S0.f == S2.f)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Only scale the numerator</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{ldexp(S0.f, 64)};$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>end if</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>else if (exponent($S2.f) &lt;= 23)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Numerator is tiny</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.f = \text{ldexp(S0.f, 64)};$</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>end if</td>
<td></td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
<td></td>
</tr>
</tbody>
</table>
| 366    | V_DIV_SCALE_F64    | Double precision division pre-scale. $S0$ = Input to scale (either denominator or numerator), $S1$ = Denominator, $S2$ = Numerator. Given a numerator and denominator, this opcode will appropriately scale inputs for division to avoid subnormal terms during Newton-Raphson correction algorithm. $S0$ must be the same value as either $S1$ or $S2$. This opcode produces a VCC flag for post-scaling of the quotient (using V_DIV_FMAS_F64).  

\[
\text{VCC} = 0; \\
\text{if} (S2.d == 0 || S1.d == 0) \\
\quad \text{D.d} = \text{NAN} \\
\text{else if} (\text{exponent}(S2.d) - \text{exponent}(S1.d) >= 768) \\
\quad // N/D near MAX_FLOAT \\
\quad \text{VCC} = 1; \\
\quad \text{if} (S0.d == S1.d) \\
\quad \quad // Only scale the denominator \\
\quad \quad \text{D.d} = \text{ldexp}(S0.d, 128); \\
\quad \text{end if} \\
\text{else if} (S1.d == \text{DENORM}) \\
\quad \text{D.d} = \text{ldexp}(S0.d, 128); \\
\text{else if} (1 / S1.d == \text{DENORM} \&\& S2.d / S1.d == \text{DENORM}) \\
\quad \text{VCC} = 1; \\
\quad \text{if} (S0.d == S1.d) \\
\quad \quad // Only scale the denominator \\
\quad \quad \text{D.d} = \text{ldexp}(S0.d, 128); \\
\quad \text{end if} \\
\text{else if} (1 / S1.d == \text{DENORM}) \\
\quad \text{D.d} = \text{ldexp}(S0.d, -128); \\
\text{else if} (S2.d / S1.d == \text{DENORM}) \\
\quad \text{VCC} = 1; \\
\quad \text{if} (S0.d == S2.d) \\
\quad \quad // Only scale the numerator \\
\quad \quad \text{D.d} = \text{ldexp}(S0.d, 128); \\
\quad \text{end if} \\
\text{else if} (\text{exponent}(S2.d) <= 53) \\
\quad // Numerator is tiny \\
\quad \text{D.d} = \text{ldexp}(S0.d, 128); \\
\text{end if}. |
| 367    | V_DIV_FMAS_F32     | Single precision FMA with fused scale. This opcode performs a standard Fused Multiply-Add operation and will conditionally scale the resulting exponent if VCC is set. Input denormals are not flushed, but output flushing is allowed.  

\[
\text{if} (\text{VCC[threadId]}) \\
\quad \text{D.f} = 2**32 * (S0.f * S1.f + S2.f); \\
\text{else} \\
\quad \text{D.f} = S0.f * S1.f + S2.f; \\
\text{end if}. |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>368</td>
<td>V_DIV_FMAS_F64</td>
<td>Double precision FMA with fused scale.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This opcode performs a standard Fused Multiply-Add operation and will conditionally scale the resulting exponent if VCC is set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input denormals are not flushed, but output flushing is allowed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if (VCC[threadId])</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[ D.d = 2^{64} \ast (S0.d \ast S1.d + S2.d) ; ]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[ D.d = S0.d \ast S1.d + S2.d ; ]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>369</td>
<td>V_MSAD_U8</td>
<td>Masked sum of absolute differences with accumulation, overflow into upper bits is allowed. Components where the reference value in S1 is zero are not included in the sum.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ABSDIFF(x, y) := (x &gt; y ? x - y : y - x) // UNSIGNED comparison</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = S2.u ;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += S1.u[31:24] == 0 ? 0 : ABSDIFF(S0.u[31:24], S1.u[31:24]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += S1.u[23:16] == 0 ? 0 : ABSDIFF(S0.u[23:16], S1.u[23:16]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += S1.u[15:8] == 0 ? 0 : ABSDIFF(S0.u[15:8], S1.u[15:8]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u += S1.u[7:0] == 0 ? 0 : ABSDIFF(S0.u[7:0], S1.u[7:0]).</td>
</tr>
<tr>
<td>370</td>
<td>V_QSAD_PK_U16_U8</td>
<td>Quad-byte SAD with 16-bit packed accumulation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[63:48] = SAD_U8(S0[55:24], S1[31:0], S2[63:48]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[47:32] = SAD_U8(S0[47:16], S1[31:0], S2[47:32]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[31:16] = SAD_U8(S0[39:8], S1[31:0], S2[31:16]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[15:0] = SAD_U8(S0[31:0], S1[31:0], S2[15:0]).</td>
</tr>
<tr>
<td>371</td>
<td>V_MQSAD_PK_U16_U8</td>
<td>Quad-byte masked SAD with 16-bit packed accumulation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[63:48] = MSAD_U8(S0[55:24], S1[31:0], S2[63:48]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[47:32] = MSAD_U8(S0[47:16], S1[31:0], S2[47:32]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[31:16] = MSAD_U8(S0[39:8], S1[31:0], S2[31:16]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D[15:0] = MSAD_U8(S0[31:0], S1[31:0], S2[15:0]).</td>
</tr>
<tr>
<td>372</td>
<td>V_TRIG_PREOP_F64</td>
<td>Look Up 2/PI (S0.d) with segment select S1.u[4:0]. This operation returns an aligned, double precision segment of 2/PI needed to do range reduction on S0.d (double-precision value). Multiple segments can be specified through S1.u[4:0]. Rounding is round-to-zero. Large inputs (exp &gt; 1968) are scaled to avoid loss of precision through denormalization.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>shift = S1.u * 53;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if exponent(S0.d) &gt; 1077 then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[ shift += exponent(S0.d) - 1077 ; ]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>result = (double) ((2/PI[1200:0] &lt;&lt; shift) &amp; 0xffffffffffffffff);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>scale = (-53 - shift);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if exponent(S0.d) &gt;= 1968 then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[ scale += 128 ; ]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.d = ldexp(result, scale).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>373</td>
<td>V_MQSAD_U32_U8</td>
<td>Quad-byte masked SAD with 32-bit packed accumulation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D[127:96] = MSAD_U8(S0[55:24], S1[31:0], S2[127:96]);$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D[95:64] = MSAD_U8(S0[47:16], S1[31:0], S2[95:64]);$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D[63:32] = MSAD_U8(S0[39:8], S1[31:0], S2[63:32]);$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D[31:0] = MSAD_U8(S0[31:0], S1[31:0], S2[31:0])$.</td>
</tr>
<tr>
<td>374</td>
<td>V_MAD_U64_U32</td>
<td>Multiply and add unsigned integers and produce a 64-bit result.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>${vcc_out,D.u64} = S0.u32 * S1.u32 + S2.u64$.</td>
</tr>
<tr>
<td>375</td>
<td>V_MAD_I64_I32</td>
<td>Multiply and add signed integers and produce a 64-bit result.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>${vcc_out,D.i64} = S0.i32 * S1.i32 + S2.i64$.</td>
</tr>
<tr>
<td>376</td>
<td>V_XOR3_B32</td>
<td>Bitwise XOR of three inputs. Input and output modifiers not supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u32 = S0.u32 \oplus S1.u32 \oplus S2.u32$.</td>
</tr>
<tr>
<td>767</td>
<td>V_LSHLREV_B64</td>
<td>Logical shift left, count is in the first operand. Only one scalar broadcast constant is allowed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = S1.u64 &lt;&lt; S0.u[5:0]$.</td>
</tr>
<tr>
<td>768</td>
<td>V_LSHRREV_B64</td>
<td>Logical shift right, count is in the first operand. Only one scalar broadcast constant is allowed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = S1.u64 &gt;&gt; S0.u[5:0]$.</td>
</tr>
<tr>
<td>769</td>
<td>V_ASHRREV_I64</td>
<td>Arithmetic shift right (preserve sign bit), count is in the first operand. Only one scalar broadcast constant is allowed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u64 = \text{signext}(S1.u64) &gt;&gt; S0.u[5:0]$.</td>
</tr>
<tr>
<td>771</td>
<td>V_ADD_NC_U16</td>
<td>Add two unsigned shorts. Supports saturation (unsigned 16-bit integer domain). No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u16 = S0.u16 + S1.u16$.</td>
</tr>
<tr>
<td>772</td>
<td>V_SUB_NC_U16</td>
<td>Subtract the second unsigned short from the first. Supports saturation (unsigned 16-bit integer domain). No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u16 = S0.u16 - S1.u16$.</td>
</tr>
<tr>
<td>773</td>
<td>V_MUL_LO_U16</td>
<td>Multiply two unsigned shorts. Supports saturation (unsigned 16-bit integer domain).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u16 = S0.u16 \times S1.u16$.</td>
</tr>
<tr>
<td>775</td>
<td>V_LSHRREV_B16</td>
<td>Logical shift right, count is in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.u[15:0] = S1.u[15:0] &gt;&gt; S0.u[3:0]$.</td>
</tr>
<tr>
<td>776</td>
<td>V_ASHRREV_I16</td>
<td>Arithmetic shift right (preserve sign bit), count is in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$D.i[15:0] = \text{signext}(S1.i[15:0]) &gt;&gt; S0.i[3:0]$.</td>
</tr>
</tbody>
</table>

**RDNA 2** Instruction Set Architecture

12.12. VOP3A & VOP3B Instructions  
178 of 283
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>777</td>
<td>V_MAX_U16</td>
<td>Maximum of two unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.u16 = (S0.u16 &gt;= S1.u16 ? S0.u16 : S1.u16) ).</td>
</tr>
<tr>
<td>778</td>
<td>V_MAX_I16</td>
<td>Maximum of two signed shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.i16 = (S0.i16 &gt;= S1.i16 ? S0.i16 : S1.i16) ).</td>
</tr>
<tr>
<td>779</td>
<td>V_MIN_U16</td>
<td>Minimum of two unsigned shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.u16 = (S0.u16 &lt; S1.u16 ? S0.u16 : S1.u16) ).</td>
</tr>
<tr>
<td>780</td>
<td>V_MIN_I16</td>
<td>Minimum of two signed shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.i16 = (S0.i16 &lt; S1.i16 ? S0.i16 : S1.i16) ).</td>
</tr>
<tr>
<td>781</td>
<td>V_ADD_NC_I16</td>
<td>Add two signed shorts. Supports saturation (signed 16-bit integer domain).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.i16 = S0.i16 + S1.i16 ).</td>
</tr>
<tr>
<td>782</td>
<td>V_SUB_NC_I16</td>
<td>Subtract the second signed short from the first. Supports saturation</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(unsigned 16-bit integer domain). No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.i16 = S0.i16 - S1.i16 ).</td>
</tr>
<tr>
<td>783</td>
<td>V_ADD_CO_U32</td>
<td>Add two unsigned integers with carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>In VOP3 the VCC destination may be an arbitrary SGPR-pair.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.u32 = S0.u32 + S1.u32; VCC = S0.u + S1.u \geq 0x100000000ULL ? 1 : 0 ).</td>
</tr>
<tr>
<td>784</td>
<td>V_SUB_CO_U32</td>
<td>Subtract the second unsigned integer from the first with carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>In VOP3 the VCC destination may be an arbitrary SGPR-pair.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.u = S0.u - S1.u; ) \n|  VCC[threadId] = (S1.u &gt; S0.u ? 1 : 0). \n| // VCC is an UNSIGNED overflow/carry-out for V_SUB_CO_CI_U32.</td>
</tr>
<tr>
<td>785</td>
<td>V_PACK_B32_F16</td>
<td>Pack two FP16 values together.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D[31:16].f16 = S1.f16; ) \n|  ( D[15:0].f16 = S0.f16 ).</td>
</tr>
<tr>
<td>786</td>
<td>V_CVT_PKNORM_I16_ F16</td>
<td>Convert two FP16 values into packed signed normalized shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D = {(snorm)S1.f16, ( (snorm)S0.f16 ) }.</td>
</tr>
<tr>
<td>787</td>
<td>V_CVT_PKNORM_U16_ F16</td>
<td>Convert two FP16 values into packed unsigned normalized shorts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D = {(unorm)S1.f16, ( (unorm)S0.f16 ) }.</td>
</tr>
<tr>
<td>788</td>
<td>V_LSHLREV_B16</td>
<td>Logical shift left, count is in the first operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>( D.u[15:0] = S1.u[15:0] &lt;&lt; S0.u[3:0] ).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 793    | V_SUBREV_CO_U32       | Subtract the first unsigned integer from the second with carry-out. In VOP3 the VCC destination may be an arbitrary SGPR-pair.  

\[
D.u = S1.u - S0.u;  
VCC[\text{threadId}] = (S0.u > S1.u ? 1 : 0).  
// VCC is an UNSIGNED overflow/carry-out for V_SUB_CO_CI_U32.  
\]

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 832    | V_MAD_U16     | Multiply and add unsigned shorts. Supports saturation (unsigned 16-bit integer domain).  
If op\_sel[3] is 0: Result is written to 16 LSBs of destination VGPR and hi 16 bits are preserved.  
If op\_sel[3] is 1: Result is written to 16 MSBs of destination VGPR and lo 16 bits are preserved.  

\[
D.u16 = S0.u16 \times S1.u16 + S2.u16.  
\]

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 834    | V_INTERP_P1LL_F16     | FP16 parameter interpolation. \texttt{LL} stands for 'two LDS arguments'. attr\_word selects the high or low half 16 bits of each LDS dword accessed. This opcode is available for 32-bank LDS only.  
NOTE: In textual representations the I/J VGPR is the first source and the attribute is the second source; however in the VOP3 encoding the attribute is stored in the src0 field and the VGPR is stored in the src1 field.  

\[
D.f32 = P10.f16 \times S0.f32 + P0.f16.  
\]

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 835    | V_INTERP_P1LV_F16     | FP16 parameter interpolation. \texttt{LV} stands for 'One LDS and one VGPR argument'. S2 holds two parameters, attr\_word selects the high or low word of the VGPR for this calculation, as well as the high or low half of the LDS data. Meant for use with 16-bank LDS.  
NOTE: In textual representations the I/J VGPR is the first source and the attribute is the second source; however in the VOP3 encoding the attribute is stored in the src0 field and the VGPR is stored in the src1 field.  

\[
D.f32 = P10.f16 \times S0.f32 + (S2.u32 >> ((\text{attr}\_\text{word} \times 16))).f16.  
\]
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>836</td>
<td>V_PERM_B32</td>
<td>Byte permute.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u[31:24] = byte_permute((S0.u, S1.u), S2.u[31:24]); D.u[23:16] = byte_permute((S0.u, S1.u), S2.u[23:16]); D.u[15:8] = byte_permute((S0.u, S1.u), S2.u[15:8]); D.u[7:0] = byte_permute((S0.u, S1.u), S2.u[7:0]);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>byte_permute(byte in[8], byte sel) { if(sel&gt;=13) then return 0xff; elsif(sel==12) then return 0x00; elsif(sel==11) then return in[7][7] * 0xff; elsif(sel==10) then return in[5][7] * 0xff; elsif(sel==9) then return in[3][7] * 0xff; elsif(sel==8) then return in[1][7] * 0xff; else return in[sel]; }</td>
</tr>
<tr>
<td>837</td>
<td>V_XAD_U32</td>
<td>Bitwise XOR and then add. No carryin/carryout and no saturation. This opcode exists to accelerate the SHA256 hash algorithm.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u32 = (S0.u32 ^ S1.u32) + S2.u32.</td>
</tr>
<tr>
<td>838</td>
<td>V_LSHL_ADD_U32</td>
<td>Logical shift left and then add.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S0.u &lt;&lt; S1.u[4:0]) + S2.u.</td>
</tr>
<tr>
<td>839</td>
<td>V_ADD_LSHL_U32</td>
<td>Add and then logical shift left the result.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u = (S0.u + S1.u) &lt;&lt; S2.u[4:0].</td>
</tr>
<tr>
<td>843</td>
<td>V_FMA_F16</td>
<td>Fused half precision multiply add of FP16 values. 0.5ULP accuracy, denormals are supported.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If op_sel[3] is 0 Result is written to 16 LSBs of destination VGPR and hi 16 bits are preserved.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If op_sel[3] is 1 Result is written to 16 MSBs of destination VGPR and lo 16 bits are preserved.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f16 = S0.f16 * S1.f16 + S2.f16.</td>
</tr>
<tr>
<td>849</td>
<td>V_MIN3_F16</td>
<td>Return minimum FP16 value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f16 = V_MIN_F16(V_MIN_F16(S0.f16, S1.f16), S2.f16).</td>
</tr>
<tr>
<td>850</td>
<td>V_MIN3_I16</td>
<td>Return minimum signed short value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i16 = V_MIN_I16(V_MIN_I16(S0.i16, S1.i16), S2.i16).</td>
</tr>
<tr>
<td>851</td>
<td>V_MIN3_U16</td>
<td>Return minimum unsigned short value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.u16 = V_MIN_U16(V_MIN_U16(S0.u16, S1.u16), S2.u16).</td>
</tr>
<tr>
<td>852</td>
<td>V_MAX3_F16</td>
<td>Return maximum FP16 value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.f16 = V_MAX_F16(V_MAX_F16(S0.f16, S1.f16), S2.f16).</td>
</tr>
<tr>
<td>853</td>
<td>V_MAX3_I16</td>
<td>Return maximum signed short value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i16 = V_MAX_I16(V_MAX_I16(S0.i16, S1.i16), S2.i16).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>854</td>
<td>V_MAX3_U16</td>
<td>Return maximum unsigned short value of three inputs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[D.u16 = V_MAX_U16(V_MAX_U16(S0.u16, S1.u16), S2.u16)].</td>
</tr>
<tr>
<td>855</td>
<td>V_MED3_F16</td>
<td>Return median FP16 value of three inputs.</td>
</tr>
</tbody>
</table>
|        |              | \[
|        |              | if (isNan(S0.f16) || isNan(S1.f16) || isNan(S2.f16))
|        |              | \[D.f16 = V\_MIN\_F16(S0.f16, S1.f16, S2.f16);\]
|        |              | \[else if (V\_MAX\_F16(S0.f16, S1.f16, S2.f16) == S0.f16)
|        |              | \[D.f16 = V\_MAX\_F16(S1.f16, S2.f16);\]
|        |              | \[else if (V\_MAX\_F16(S0.f16, S1.f16, S2.f16) == S1.f16)
|        |              | \[D.f16 = V\_MAX\_F16(S0.f16, S2.f16);\]
|        |              | \[else\]
|        |              | \[D.f16 = V\_MAX\_F16(S0.f16, S1.f16);\] endif.                        |
| 856    | V_MED3_I16   | Return median signed short value of three inputs.                          |
|        |              | \[
|        |              | if (V\_MAX\_I16(S0.i16, S1.i16, S2.i16) == S0.i16)
|        |              | \[D.i16 = V\_MAX\_I16(S1.i16, S2.i16);\]
|        |              | \[else if (V\_MAX\_I16(S0.i16, S1.i16, S2.i16) == S1.i16)
|        |              | \[D.i16 = V\_MAX\_I16(S0.i16, S2.i16);\]
|        |              | \[else\]
|        |              | \[D.i16 = V\_MAX\_I16(S0.i16, S1.i16);\] endif.                        |
| 857    | V_MED3_U16   | Return median unsigned short value of three inputs.                        |
|        |              | \[
|        |              | if (V\_MAX\_U16(S0.u16, S1.u16, S2.u16) == S0.u16)
|        |              | \[D.u16 = V\_MAX\_U16(S1.u16, S2.u16);\]
|        |              | \[else if (V\_MAX\_U16(S0.u16, S1.u16, S2.u16) == S1.u16)
|        |              | \[D.u16 = V\_MAX\_U16(S0.u16, S2.u16);\]
|        |              | \[else\]
<p>|        |              | [D.u16 = V_MAX_U16(S0.u16, S1.u16);] endif.                        |
| 858    | V_INTERP_P2_F16 | FP16 parameter interpolation. Final computation. attr_word selects LDS high or low 16bits. Used for both 16- and 32-bank LDS. |
|        |              | NOTE: In textual representations the I/J VGPR is the first source and the attribute is the second source; however in the VOP3 encoding the attribute is stored in the src0 field and the VGPR is stored in the src1 field. |
|        |              | If op_sel[3] is 0 Result is written to 16 LSBs of destination VGPR and hi 16 bits are preserved. |
|        |              | If op_sel[3] is 1 Result is written to 16 MSBs of destination VGPR and lo 16 bits are preserved. |
|        |              | [D.f16 = P20.f16 \ast S0.f32 + S2.f32.] |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>862</td>
<td>V_MAD_I16</td>
<td>Multiply and add signed short values. Supports saturation (signed 16-bit integer domain). If op_sel[3] is 0 Result is written to 16 LSBs of destination VGPR and hi 16 bits are preserved. If op_sel[3] is 1 Result is written to 16 MSBs of destination VGPR and lo 16 bits are preserved. D.i16 = S0.i16 * S1.i16 + S2.i16.</td>
</tr>
<tr>
<td>863</td>
<td>V_DIV_FIXUP_F16</td>
<td>Half precision division fixup. S0 = Quotient, S1 = Denominator, S2 = Numerator. Given a numerator, denominator, and quotient from a divide, this opcode will detect and apply specific case numerics, touching up the quotient if necessary. This opcode also generates invalid, denorm and divide by zero exceptions caused by the division. If op_sel[3] is 0 Result is written to 16 LSBs of destination VGPR and hi 16 bits are preserved. If op_sel[3] is 1 Result is written to 16 MSBs of destination VGPR and lo 16 bits are preserved. D.f16 = sign_out = sign(S1.f16)^sign(S2.f16); if (S2.f16 == NAN) [D.f16 = \text{Quiet}(S2.f16);] else if (S1.f16 == NAN) [D.f16 = \text{Quiet}(S1.f16);] else if (S1.f16 == S2.f16 == 0) // 0/0 [D.f16 = 0xfe00;] else if (abs(S1.f16) == abs(S2.f16) == +1INF) // inf/inf [D.f16 = 0xfe00;] else if (S1.f16 ==0</td>
</tr>
<tr>
<td>864</td>
<td>V_READLANE_B32</td>
<td>Copy one VGPR value to one SGPR. D = SGPR-dest, S0 = Source Data (VGPR# or M0(lds-direct)), S1 = Lane Select (SGPR or M0). Lane is S1 % (32 if wave32, 64 if wave64). Ignores exec mask. Input and output modifiers not supported; this is an untyped operation. if(wave32) [\text{SMEM[D_ADDR]} = \text{VMEM[S0_ADDR][S1[4:0]]}; ] // For wave32 else [\text{SMEM[D_ADDR]} = \text{VMEM[S0_ADDR][S1[5:0]]}; ] // For wave64 endif.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 865    | V_WRITELANE_B32       | Write value into one VGPR in one lane. D = VGPR-dest, S0 = Source Data (sgpr, m0, exec or constants), S1 = Lane Select (SGPR or M0). Lane is S1 % (32 if wave32, 64 if wave64). Ignores exec mask. Input and output modifiers not supported; this is an untyped operation.  
\[
\begin{align*}
\text{if(wave32)} & \\
& \text{VMEM[D_ADDR][S1[4:0]] = SMEM[S0_ADDR]; // For wave32} \\
\text{else} & \\
& \text{VMEM[D_ADDR][S1[5:0]] = SMEM[S0_ADDR]; // For wave64} \\
\text{endif.}
\end{align*}
\] |
| 866    | V_LDEXP_F32           | Multiply a single-precision float by an integral power of 2, compare with the ldexp() function in C.  
\[
D.f = S0.f * (2 ** S1.i).
\] |
| 867    | V_BFM_B32             | Bitfield modify. S0 is the bitfield width and S1 is the bitfield offset.  
\[
D.u32 = ((1<<S0[4:0])-1) << S1[4:0].
\] |
| 868    | V_BCNT_U32_B32        | Bit count.  
\[
D.u = S1.u; \\
\text{for } i \text{ in } 0 .. 31 \text{ do} \\
& \text{D.u += S0.u[i]; // count i' th bit} \\
\text{endfor.}
\] |
| 869    | V_MBCNT_LO_U32_B32    | Masked bit count, ThreadPosition is the position of this thread in the wavefront (in 0..63). See also V_MBCNT_HI_U32_B32.  
\[
\begin{align*}
\text{ThreadMask} &= (1LL << \text{ThreadPosition}) - 1; \\
\text{MaskedValue} &= (S0.u & \text{ThreadMask}[31:0]); \\
D.u &= S1.u; \\
\text{for } i \text{ in } 0 .. 31 \text{ do} \\
& \text{D.u += (MaskedValue[i] == 1 ? 1 : 0);} \\
\text{endfor.}
\end{align*}
\] |
| 870    | V_MBCNT_HI_U32_B32    | Masked bit count, ThreadPosition is the position of this thread in the wavefront (in 0..63). See also V_MBCNT_LO_U32_B32. Note that in Wave32 mode ThreadMask[63:32] == 0 and this instruction simply performs a move from S1 to D.  
\[
\begin{align*}
\text{ThreadMask} &= (1LL << \text{ThreadPosition}) - 1; \\
\text{MaskedValue} &= (S0.u & \text{ThreadMask}[63:32]); \\
D.u &= S1.u; \\
\text{for } i \text{ in } 0 .. 31 \text{ do} \\
& \text{D.u += (MaskedValue[i] == 1 ? 1 : 0);} \\
\text{endfor.}
\end{align*}
\]  
Example to compute each thread's position in 0..63:  
\[
\begin{align*}
v_{\text{mbcnt_lo_u32_b32}} & v0, -1, 0 \\
v_{\text{mbcnt_hi_u32_b32}} & v0, -1, v0 \\
\text{// v0 now contains ThreadPosition}
\end{align*}
\]
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 872    | V_CVT_PKNORM_I16_F32 | Convert two single-precision floats into a packed signed normalized value.  
\[D.i16\_lo = (\text{snorm})S0.f32;\]  
\[D.i16\_hi = (\text{snorm})S1.f32.\] |
| 873    | V_CVT_PKNORM_U16_F32 | Convert two single-precision floats into a packed unsigned normalized value.  
\[D.u16\_lo = (\text{unorm})S0.f32;\]  
\[D.u16\_hi = (\text{unorm})S1.f32.\] |
| 874    | V_CVT_PK_U16_U32 | Convert two unsigned integers into a packed unsigned short.  
\[D.u16\_lo = \text{u32}\_to\_u16(S0.u32);\]  
\[D.u16\_hi = \text{u32}\_to\_u16(S1.u32).\] |
| 875    | V_CVT_PK_I16_I32 | Convert two signed integers into a packed signed short.  
\[D.i16\_lo = \text{i32}\_to\_i16(S0.i32);\]  
\[D.i16\_hi = \text{i32}\_to\_i16(S1.i32).\] |
| 877    | V_ADD3_U32 | Add three unsigned integers.  
\[D.u = S0.u + S1.u + S2.u.\] |
| 879    | V_LSHL_OR_B32 | Logical shift left and then bitwise OR.  
\[D.u = (S0.u \ll \text{S1.u}[4:0]) \lor S2.u.\] |
| 881    | V_AND_OR_B32 | Bitwise AND and then bitwise OR.  
\[D.u = (S0.u \& S1.u) \lor S2.u.\] |
| 882    | V_OR3_B32 | Bitwise OR of three inputs.  
\[D.u = S0.u \lor S1.u \lor S2.u.\] |
| 883    | V_MAD_U32_U16 | Multiply and add unsigned values.  
\[D.u32 = S0.u16 \times S1.u16 + S2.u32.\] |
| 885    | V_MAD_I32_I16 | Multiply and add signed values.  
\[D.i32 = S0.i16 \times S1.i16 + S2.i32.\] |
| 886    | V_SUB_NC_I32 | Subtract the second signed integer from the first. No carry-in or carry-out. Supports saturation (signed 32-bit integer domain).  
\[D.i = S0.i - S1.i.\] |
**Opcode** | **Name** | **Description**
--- | --- | ---
887 | V_PERMLANE16_B32 | Perform arbitrary gather-style operation within a row (16 contiguous lanes).

The first source must be a VGPR and the second and third sources must be scalar values; the second and third source are combined into a single 64-bit value representing lane selects used to swizzle within each row.

OP_SEL is not used in its typical manner for this instruction. For this instruction OP_SEL[0] is overloaded to represent the DPP ‘FI’ (Fetch Inactive) bit and OP_SEL[1] is overloaded to represent the DPP ‘BOUND_CTRL’ bit. The remainin OP_SEL bits are reserved for this instruction.

ABS, NEG and OMOD modifiers should all be zeroed for this instruction.

Compare with V_PERMLANEX16_B32.

```c
lanesel = { S2.u, S1.u }; // Concatenatate lane select bits
for row in 0 ... 3 do // interval is 0 ... 1 for wave32 mode
    // Implement arbitrary swizzle within each row
    for i in 0 ... 15 do
        D.lane[row * 16 + i] = S0.lane[row * 16 + lanesel[i * 4 + 3:i * 4]];
    endfor;
endfor.
```

Example implementing a rotation within each row:

```c
v_mov_b32 s0, 0x87654321;
v_mov_b32 s1, 0x0fedcba9;
v_permlane16_b32 v1, v0, s0, s1;
// ROW 0:
// v1.lane[0] <-- v0.lane[1]
// ...
// v1.lane[15] <-- v0.lane[0]
//
// ROW 1:
// v1.lane[16] <-- v0.lane[17]
// v1.lane[17] <-- v0.lane[18]
// ...
// v1.lane[30] <-- v0.lane[31]
// v1.lane[31] <-- v0.lane[16]
```
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>888</td>
<td>V_PERMLANEX16_B32</td>
<td>Perform arbitrary gather-style operation across two rows (each row is 16 contiguous lanes). The first source must be a VGPR and the second and third sources must be scalar values; the second and third source are combined into a single 64-bit value representing lane selects used to swizzle within each row. OP_SEL is not used in its typical manner for this instruction. For this instruction OP_SEL[0] is overloaded to represent the DPP 'FI' (Fetch Inactive) bit and OP_SEL[1] is overloaded to represent the DPP 'BOUND_CTRL' bit. The remainin OP_SEL bits are reserved for this instruction. ABS, NEG and OMOD modifiers should all be zeroed for this instruction. Compare with V_PERMLANE16_B32.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example implementing a rotation across an entire wave32 wavefront:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>lanesel = { S2.u, S1.u }; // Concatenate lane select bits</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for row in 0 ... 3 do // interval is 0 ... 1 for wave32 mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Implement arbitrary swizzle across two rows</td>
</tr>
<tr>
<td></td>
<td></td>
<td>altrow = {row[1], ~row[0]}; // 1&lt;-&gt;0, 3&lt;-&gt;2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0 ... 15 do</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.lane[row * 16 + i] = S0.lane[altrow * 16 + lanesel[i * 4 + 3:i * 4 + 3:i * 4]];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Example implementing a rotation across an entire wave32 wavefront:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Note for this to work, source and destination VGPRs must be different.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// For this rotation, lane 15 gets data from lane 16, lane 31 gets data from lane 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// These are the only two lanes that need to use v_permlanex16_b32.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_mov_b32 exec_lo, 0x7fff7fff; // Lanes getting data from their own row</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_mov_b32 s0, 0x87654321;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_mov_b32 s1, 0x0fedcba9;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_permlane16_b32 v1, v0, s0, s1 fi; // FI bit needed for lanes 14 and 30</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_mov_b32 exec_lo, 0x80008000; // Lanes getting data from the other row</td>
</tr>
<tr>
<td></td>
<td></td>
<td>v_permlanex16_b32 v1, v0, s0, s1 fi; // FI bit needed for lanes 15 and 31</td>
</tr>
<tr>
<td>895</td>
<td>V_ADD_NC_I32</td>
<td>Add two signed integers. No carry-in or carry-out. Supports saturation (signed 32-bit integer domain). No carry-in or carry-out.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D.i = S0.i + S1.i.</td>
</tr>
</tbody>
</table>
12.13. LDS & GDS Instructions

This suite of instructions operates on data stored within the data share memory. The instructions transfer data between VGPRs and data share memory.

The bitfield map for the LDS/GDS is:

```
LDS, GDS
  1 1 0 1 1 0
  VDST0 DATA1 GDS OFFSET1 OFFSET0 ADDR
```

where:
- OFFSET0 = Unsigned byte offset added to the address from the ADDR VGPR.
- OFFSET1 = Unsigned byte offset added to the address from the ADDR VGPR.
- GDS = Set if GDS, cleared if LDS.
- OP = DS instruction opcode
- ADDR = Source LDS address VGPR 0 - 255.
- DATA0 = Source data0 VGPR 0 - 255.
- DATA1 = Source data1 VGPR 0 - 255.
- VDST = Destination VGPR 0 - 255.

All instructions with RTN in the name return the value that was in memory before the operation was performed.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DS_ADD_U32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR]; MEM[ADDR] += DATA; RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>1</td>
<td>DS_SUB_U32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR]; MEM[ADDR] -= DATA; RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>2</td>
<td>DS_RSUB_U32</td>
<td>Subtraction with reversed operands.&lt;br&gt; // 32bit&lt;br&gt;addr = VGPR[ADDR]+{INST1,INST0};&lt;br&gt;tmp = DS[addr].u32;&lt;br&gt;DS[addr].u32 = VGPR[DATA0].u32-DS[addr].u32;&lt;br&gt;VGPR[VDST].u32 = tmp.</td>
</tr>
<tr>
<td>3</td>
<td>DS_INC_U32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (tmp &gt;= DATA) ? 0 : tmp + 1; // unsigned compare&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>4</td>
<td>DS_DEC_U32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (tmp == 0</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>5</td>
<td>DS_MIN_I32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // signed compare&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>6</td>
<td>DS_MAX_I32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // signed compare&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>7</td>
<td>DS_MIN_U32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // unsigned compare&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>8</td>
<td>DS_MAX_U32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // unsigned compare&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>9</td>
<td>DS_AND_B32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] &amp;= DATA;&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>10</td>
<td>DS_OR_B32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR]</td>
</tr>
<tr>
<td>11</td>
<td>DS_XOR_B32</td>
<td>// 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] ^= DATA;&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>12</td>
<td>DS_MSKOR_B32</td>
<td>Masked dword OR, D0 contains the mask and D1 contains the new value.&lt;br&gt; // 32bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (MEM[ADDR] &amp; ~DATA)</td>
</tr>
<tr>
<td>13</td>
<td>DS_WRITE_B32</td>
<td>Write dword.&lt;br&gt; // 32bit&lt;br&gt;MEM[ADDR] = DATA.</td>
</tr>
<tr>
<td>15</td>
<td>DS_WRITE2ST64_B32</td>
<td>Write 2 dwords with larger stride.&lt;br&gt; // 32bit&lt;br&gt;MEM[ADDR + OFFSET0 * 4 * 64] = DATA;&lt;br&gt;MEM[ADDR + OFFSET1 * 4 * 64] = DATA2.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>-------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>16</td>
<td>DS_CMPST_B32</td>
<td>Compare and store. Caution, the order of src and cmp are the opposite of the (\text{BUFFER_ATOMIC_CMPSWAP}) opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA2;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>17</td>
<td>DS_CMPST_F32</td>
<td>Floating point compare and store that handles NaN/INF/denormal values. Caution, the order of src and cmp are the opposite of the (\text{BUFFER_ATOMIC_FCMPSWAP}) opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA2;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>18</td>
<td>DS_MIN_F32</td>
<td>Floating point minimum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than (\text{BUFFER_ATOMIC_FMIN}).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA2;</td>
</tr>
<tr>
<td>19</td>
<td>DS_MAX_F32</td>
<td>Floating point maximum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than (\text{BUFFER_ATOMIC_FMAX}).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA2;</td>
</tr>
<tr>
<td>20</td>
<td>DS_NOP</td>
<td>Do nothing.</td>
</tr>
<tr>
<td>21</td>
<td>DS_ADD_F32</td>
<td>Floating point add that handles NaN/INF/denormal values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>float tmp = MEM[ADDR].f32;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR].f32 += DATA0.f32;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VDST.f32 = tmp;</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 24     | DS_GWS_SEMA_RELEASE_ALL | GDS Only: The GWS resource (rid) indicated will process this opcode by updating the counter and labeling the specified resource as a semaphore.  

  // Determine the GWS resource to work on  
  rid[5:0] = gds_base[5:0] + offset0[5:0];  

  // Incr the state counter of the resource  
  state.counter[rid] = state.wave_in_queue;  
  state.type = SEMAPHORE;  
  return rd_done; //release calling wave  

  This action will release ALL queued waves; it will have no effect if no waves are present. |
| 25     | DS_GWS_INIT | GDS Only: Initialize a barrier or semaphore resource.  

  // Determine the GWS resource to work on  
  rid[5:0] = gds_base[5:0] + offset0[5:0];  

  // Get the value to use in init  
  index = find_first_valid(vector mask)  
  value = DATA[thread: index]  

  // Set the state of the resource  
  state.counter[rid] = lsb(value); //limit #waves  
  state.flag[rid] = 0;  
  return rd_done; //release calling wave |
| 26     | DS_GWS_SEMA_V | GDS Only: The GWS resource indicated will process this opcode by updating the counter and labeling the resource as a semaphore.  

  // Determine the GWS resource to work on  
  rid[5:0] = gds_base[5:0] + offset0[5:0];  

  // Incr the state counter of the resource  
  state.counter[rid] += 1;  
  state.type = SEMAPHORE;  
  return rd_done; //release calling wave  

  This action will release one wave if any are queued in this resource. |
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>27</td>
<td>DS_GWS_SEMA_BR</td>
<td>GDS Only: The GWS resource indicated will process this opcode by updating the counter by the bulk release delivered count and labeling the resource as a semaphore.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>//Determine the GWS resource to work on</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rid[5:0] = gds_base[5:0] + offset0[5:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>index = find first valid (vector mask)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>count = DATA[thread: index];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>//Add count to the resource state counter</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state.counter[rid] += count;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state.type = SEMAPHORE;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>return rd_done; //release calling wave</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This action will release count number of waves, promptly if queued, or as they arrive from the noted resource.</td>
</tr>
<tr>
<td>28</td>
<td>DS_GWS_SEMA_P</td>
<td>GDS Only: The GWS resource indicated will process this opcode by queueing it until counter enables a release and then decrementing the counter of the resource as a semaphore.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>//Determine the GWS resource to work on</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rid[5:0] = gds_base[5:0] + offset0[5:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state.type = SEMAPHORE;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ENQUEUE until(state[rid].counter &gt; 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state[rid].counter -= 1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>return rd_done;</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------</td>
<td>----------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>29</td>
<td>DS_GWS_BARRIER</td>
<td>GDS Only: The GWS resource indicated will process this opcode by queueing it until barrier is satisfied. The number of waves needed is passed in as DATA of first valid thread.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>//Determine the GWS resource to work on</td>
</tr>
<tr>
<td></td>
<td></td>
<td>rid[5:0] = gds_base[5:0] + OFFSET0[5:0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>index = find first valid (vector mask);</td>
</tr>
<tr>
<td></td>
<td></td>
<td>value = DATA[thread: index];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Input Decision Machine</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state.type[rid] = BARRIER;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(state[rid].counter &lt;= 0) then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>thread[rid].flag = state[rid].flag;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ENQUEUE;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state[rid].flag = !state.flag;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state[rid].counter = value;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>return rd_done;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>state[rid].counter -= 1;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>thread.flag = state[rid].flag;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ENQUEUE;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Since the waves deliver the count for the next barrier, this function can have a different size barrier for each occurrence.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Release Machine</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(state.type == BARRIER) then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if(state.flag != thread.flag) then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>return rd_done;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif.</td>
</tr>
<tr>
<td>30</td>
<td>DS_WRITE_B8</td>
<td>Byte write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA[7:0].</td>
</tr>
<tr>
<td>31</td>
<td>DS_WRITE_B16</td>
<td>Short write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA[15:8].</td>
</tr>
<tr>
<td>32</td>
<td>DS_ADD_RTN_U32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] += DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>33</td>
<td>DS_SUB_RTN_U32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] -= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>34</td>
<td>DS_RSUB_RTN_U32</td>
<td>Subtraction with reversed operands.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr = VGPR[ADDR]+{INST1,INST0};</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = DS[addr].u32;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DS[addr].u32 = VGPR[DATA0].u32-DS[addr].u32;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[VDST].u32 = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>-----------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>35</td>
<td>DS_INC_RTN_U32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp &gt;= DATA) ? tmp + 1; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>36</td>
<td>DS_DEC_RTN_U32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>37</td>
<td>DS_MIN_RTN_I32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>38</td>
<td>DS_MAX_RTN_I32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>39</td>
<td>DS_MIN_RTN_U32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>40</td>
<td>DS_MAX_RTN_U32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>41</td>
<td>DS_AND_RTN_B32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] &amp;= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>42</td>
<td>DS_OR_RTN_B32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>43</td>
<td>DS_XOR_RTN_B32</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] ^= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>44</td>
<td>DS_MSKOR_RTN_B32</td>
<td>Masked dword OR, D0 contains the mask and D1 contains the new value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (MEM[ADDR] &amp; ~DATA)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>45</td>
<td>DS_WRXCHG_RTN_B32</td>
<td>Write-exchange operation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>46</td>
<td>DS_WRXCHG2_RTN_B32</td>
<td>Write-exchange 2 separate dwords.</td>
</tr>
<tr>
<td>47</td>
<td>DS_WRXCHG2ST64_RTN_B32</td>
<td>Write-exchange 2 separate dwords with a stride of 64 dwords.</td>
</tr>
<tr>
<td>48</td>
<td>DS_CMPST_RTN_B32</td>
<td>Compare and store. Caution, the order of src and cmp are the opposite of the BUFFER_ATOMIC_CMP_SWAP opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA2;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>49</td>
<td>DS_CMPST_RTN_F32</td>
<td>Floating point compare and store that handles NaN/INF/denormal values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Caution, the order of src and cmp are the opposite of the BUFFER_ATOMIC_FC_CMP_SWAP opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA2;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>50</td>
<td>DS_MIN_RTN_F32</td>
<td>Floating point minimum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than BUFFER_ATOMIC_F_MIN.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA2;</td>
</tr>
<tr>
<td>51</td>
<td>DS_MAX_RTN_F32</td>
<td>Floating point maximum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than BUFFER_ATOMIC_F_MAX.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA2;</td>
</tr>
<tr>
<td>52</td>
<td>DS_WRAP_RTN_B32</td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp &gt;= DATA) ? tmp - DATA : tmp + DATA2;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>53</td>
<td>DS_SWIZZLE_B32</td>
<td>Dword swizzle, no data is written to LDS memory. See next section for details.</td>
</tr>
<tr>
<td>54</td>
<td>DS_READ_B32</td>
<td>Dword read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = MEM[ADDR].</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>55</td>
<td>DS_READ2_B32</td>
<td>Read 2 dwords.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = MEM[ADDR + OFFSET0 * 4]; RETURN_DATA[1] = MEM[ADDR + OFFSET1 * 4].</td>
</tr>
<tr>
<td>56</td>
<td>DS_READ2ST64_B32</td>
<td>Read 2 dwords with a larger stride.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = MEM[ADDR + OFFSET0 * 4 * 64]; RETURN_DATA[1] = MEM[ADDR + OFFSET1 * 4 * 64].</td>
</tr>
<tr>
<td>57</td>
<td>DS_READ_I8</td>
<td>Signed byte read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = signext(MEM[ADDR][7:0]).</td>
</tr>
<tr>
<td>58</td>
<td>DS_READ_U8</td>
<td>Unsigned byte read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = {24'h0,MEM[ADDR][7:0]}.</td>
</tr>
<tr>
<td>59</td>
<td>DS_READ_I16</td>
<td>Signed short read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = signext(MEM[ADDR][15:0]).</td>
</tr>
<tr>
<td>60</td>
<td>DS_READ_U16</td>
<td>Unsigned short read.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = {16'h0,MEM[ADDR][15:0]}.</td>
</tr>
<tr>
<td>61</td>
<td>DS_CONSUME</td>
<td>LDS &amp; GDS. Subtract (count_bits(exec_mask)) from the value stored in DS memory at (M0.base + instr_offset). Return the pre-operation value to VGPRs.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The DS will subtract count_bits(vector valid mask) from the value stored at address M0.base + instruction based offset and return the pre-op value to all valid lanes. This op can be used in both the LDS and GDS. In the LDS this address will be an offset to HWBASE and clamped by M0.size, but in the GDS the M0.base constant will have the physical GDS address and the compiler must force offset to zero. In GDS it is for the traditional append buffer operations. In LDS it is for local thread group appends and can be used to regroup divergent threads. The use of the M0 register enables the compiler to do indexing of UAV append/consume counters.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>For GDS (system wide) consume, the compiler must use a zero for (offset1,offset0), for LDS the compiler will use (offset1,offset0) to provide the relative address to the append counter in the LDS for runtime index offset or index.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Inside DS --- Do one atomic add for first valid lane and broadcast result to all valid lanes. Offset = Offset1:Offset0; Interpreted as byte offset --- For 10xx LDS designs only aligned atomics are supported, so 2 lbs of offset must be set to zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>addr = M0.base + offset; // offset by LDS HWBASE, limit to M.size \ rtnval = LDS(addr); \ LDS(addr) = LDS(addr) - countbits(valid mask); \ GPR[VDST] = rtnval; // return to all valid threads</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 62     | DS_APPEND    | LDS & GDS. Add (count_bits(exec_mask)) to the value stored in DS memory at (M0.base + instr_offset). Return the pre-operation value to VGPRs. The DS will add count_bits(vector valid mask) from the value stored at address M0.base + instruction based offset and return the pre-op value to all valid lanes. This op can be used in both the LDS and GDS. In the LDS this address will be an offset to HWBASE and clamped by M0.size, but in the GDS the M0.base constant will have the physical GDS address and the compiler must set offset to zero. In GDS it is for the traditional append buffer operations. In LDS it is for local thread group appends and can be used to regroup divergent threads. The use of the M0 register enables the compiler to do indexing of UAV append/consume counters. For GDS (system wide) consume, the compiler must use a zero for {offset1,offset0}, for LDS the compiler will use {offset1,offset0} to provide the relative address to the append counter in the LDS for runtime index offset or index. Inside DS --- Do one atomic add for first valid lane and broadcast result to all valid lanes. Offset = offset1:offset0; Interpreted as byte offset --- For 10xx LDS designs only aligned atomics will be supported, so 2 lsb of offset must be set to zero. addr = M0.base + offset; // offset by LDS HWBASE, limit to M.size rtnval = LDS(addr); LDS(addr) = LDS(addr) + countbits(valid mask); GPR[VDST] = rtnval; // return to all valid threads
 Opcode | Name | Description
---|---|---
63 | DS_ORDERED_COUNT | GDS-only. Add (count_bits(exec_mask)) to one of 4 dedicated ordered-count counters (aka 'packers'). Additional bits of instr.offset field are overloaded to hold packer-id, 'last'.

GDS Only: Intercepted by GDS and processed by ordered append module. The ordered append module will queue request until this request wave is the oldest in the queue at which time the oldest wave request will be dispatched to the DS with an atomic add for execution and broadcast back to ALL lanes of a wave. This is an ordered count operation and can only be called once per issue with the release flag set. If the release flag is not set, the wave will have full control over the order count module until it sends a request with the release flag set.

Unlike append/consume this op needs to be sent even if there are no valid lanes when it is issued. The GDS will add zero and advance the tracking walker that needs to match up with the dispatch counter.

The shader will send the following data to identify which wave to return the result to:

The shader will send the following pipeline_ID to the ordered count unit to be used to select the correct pipeline's tracking data. Additionally pixel waves will use 4 counters depending on the packer sourcing the pixel waves and generating the launch order.

Pipeline_id = ring_id + !pixel wave type;
    0 = ring0 pixel wave
    1 = ring0 CS
    2 = ring1 CS
    3 = ring2 CS

Physical_wave_id = {se_id, sh_id, wave_buf_id}

GDS_size from the M0.size register contains the pkr_id (set at wave creation time) and logical_wave_id for pixel waves and launch order logical wave_id for compute shaders.

The pixel shader uses four counters for each instance, so the pkr_id will need to be added to the gds_base to act on the correct counter.

index = find first valid (vector mask)
count = src0[index][31:0];
Pkr_id = gds_size[1:0];
gds_atomic_address[15:2] = gds_base[15:2] will contain the dword address in the ds for the count accumulation counter.

ds_address[15:2] = gds_base[15:2] + offset0[7:2] + (pipeline_id == 0)?Pkr_id:0
    //2 new control signals
    Wave_release = offset1[0];
    Wave_done = offset1[1];
    Pixel_wave = offset1[2];

If this control is not set, hold the crawler until wave does an additional access with the wave_release the wave. This feature allows one wavefront to issue serial access to the any of the
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 64     | DS_ADD_U64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] += DATA[0:1];  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 65     | DS_SUB_U64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] -= DATA[0:1];  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 66     | DS_RSUB_U64  | Subtraction with reversed operands.  
|        |              | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] = DATA - MEM[ADDR];  
|        |              | RETURN_DATA = tmp.  |
| 67     | DS_INC_U64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] = (tmp >= DATA[0:1]) ? 0 : tmp + 1; // unsigned compare  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 68     | DS_DEC_U64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] = (tmp == 0 || tmp > DATA[0:1]) ? DATA[0:1] : tmp - 1; // unsigned compare  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 69     | DS_MIN_I64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] = (DATA[0:1] < tmp) ? DATA[0:1] : tmp; // signed compare  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 70     | DS_MAX_I64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] = (DATA[0:1] > tmp) ? DATA[0:1] : tmp; // signed compare  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 71     | DS_MIN_U64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] = (DATA[0:1] < tmp) ? DATA[0:1] : tmp; // unsigned compare  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 72     | DS_MAX_U64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] = (DATA[0:1] > tmp) ? DATA[0:1] : tmp; // unsigned compare  
|        |              | RETURN_DATA[0:1] = tmp.  |
| 73     | DS_AND_B64   | // 64bit  
|        |              | tmp = MEM[ADDR];  
|        |              | MEM[ADDR] &= DATA[0:1];  
<p>|        |              | RETURN_DATA[0:1] = tmp.  |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>74</td>
<td>DS_OR_B64</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>75</td>
<td>DS_XOR_B64</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] ^= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>76</td>
<td>DS_MSKOR_B64</td>
<td>Masked dword OR, D0 contains the mask and D1 contains the new value.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (MEM[ADDR] &amp; ~DATA)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>77</td>
<td>DS_WRITE_B64</td>
<td>Write qword.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA.</td>
</tr>
<tr>
<td>78</td>
<td>DS_WRITE2_B64</td>
<td>Write 2 qwords.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR + OFFSET0 * 8] = DATA;</td>
</tr>
<tr>
<td>79</td>
<td>DS_WRITE2ST64_B64</td>
<td>Write 2 qwords with a larger stride.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR + OFFSET0 * 8 * 64] = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR + OFFSET1 * 8 * 64] = DATA2.</td>
</tr>
<tr>
<td>80</td>
<td>DS_CMPST_B64</td>
<td>Compare and store. Caution, the order of src and cmp are the opposite of the BUFFER_ATOMIC_CMPSWAP_X2 opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA2;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>81</td>
<td>DS_CMPST_F64</td>
<td>Floating point compare and store that handles NaN/INF/denormal values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Caution, the order of src and cmp are the opposite of the BUFFER_ATOMIC_FCMPSWAP_X2 opcode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA2;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>82</td>
<td>DS_MIN_F64</td>
<td>Floating point minimum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than BUFFER_ATOMIC_FMIN_X2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA2;</td>
</tr>
<tr>
<td>83</td>
<td>DS_MAX_F64</td>
<td>Floating point maximum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than BUFFER_ATOMIC_FMAX_X2.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA2;</td>
</tr>
<tr>
<td>85</td>
<td>DS_ADD_RTN_F32</td>
<td>Floating point add that handles NaN/INF/denormal values.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>float tmp = MEM[ADDR].f32;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR].f32 += DATA0.f32;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VDST.f32 = tmp;</td>
</tr>
<tr>
<td>96</td>
<td>DS_ADD_RTN_U64</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] += DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>97</td>
<td>DS_SUB_RTN_U64</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] -= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>98</td>
<td>DS_RSUB_RTN_U64</td>
<td>Subtraction with reversed operands.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA - MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>99</td>
<td>DS_INC_RTN_U64</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp &gt;= DATA[0:1]) ? 0 : tmp + 1; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>100</td>
<td>DS_DEC_RTN_U64</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>101</td>
<td>DS_MIN_RTN_I64</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &lt; tmp) ? DATA[0:1] : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>102</td>
<td>DS_MAX_RTN_I64</td>
<td>// 64bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (DATA[0:1] &gt; tmp) ? DATA[0:1] : tmp; // signed compare&lt;br&gt;RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>103</td>
<td>DS_MIN_RTN_U64</td>
<td>// 64bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (DATA[0:1] &lt; tmp) ? DATA[0:1] : tmp; // unsigned compare&lt;br&gt;RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>104</td>
<td>DS_MAX_RTN_U64</td>
<td>// 64bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (DATA[0:1] &gt; tmp) ? DATA[0:1] : tmp; // unsigned compare&lt;br&gt;RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>105</td>
<td>DS_AND_RTN_B64</td>
<td>// 64bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] &amp;= DATA[0:1];&lt;br&gt;RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>106</td>
<td>DS_OR_RTN_B64</td>
<td>// 64bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR]</td>
</tr>
<tr>
<td>107</td>
<td>DS_XOR_RTN_B64</td>
<td>// 64bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] ^= DATA[0:1];&lt;br&gt;RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>108</td>
<td>DS_MSKOR_RTN_B64</td>
<td>Masked dword OR, D0 contains the mask and D1 contains the new value.&lt;br&gt;  // 64bit&lt;br&gt;tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = (MEM[ADDR] &amp; ~DATA)</td>
</tr>
<tr>
<td>109</td>
<td>DS_WRXCHG_RTN_B64</td>
<td>Write-exchange operation.&lt;br&gt;  tmp = MEM[ADDR];&lt;br&gt;MEM[ADDR] = DATA;&lt;br&gt;RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>110</td>
<td>DS_WRXCHG2_RTN_B64</td>
<td>Write-exchange 2 separate qwords.</td>
</tr>
<tr>
<td>111</td>
<td>DS_WRXCHG2ST64_RTN_B64</td>
<td>Write-exchange 2 qwords with a stride of 64 qwords.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>112</td>
<td>DS_CMPST_RTN_B64</td>
<td>Compare and store. Caution, the order of src and cmp are the opposite of the BUFFER_ATOMIC_CMP_SWAP_X2 opcode.</td>
</tr>
</tbody>
</table>

```cpp
// 64bit
tmp = MEM[ADDR];
src = DATA2;
cmp = DATA;
MEM[ADDR] = (tmp == cmp) ? src : tmp;
RETURN_DATA[0] = tmp.
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>113</td>
<td>DS_CMPST_RTN_F64</td>
<td>Floating point compare and store that handles NaN/INF/denormal values. Caution, the order of src and cmp are the opposite of the BUFFER_ATOMIC_FCMPSWAP_X2 opcode.</td>
</tr>
</tbody>
</table>

```cpp
// 64bit
tmp = MEM[ADDR];
src = DATA2;
cmp = DATA;
MEM[ADDR] = (tmp == cmp) ? src : tmp;
RETURN_DATA[0] = tmp.
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>114</td>
<td>DS_MIN_RTN_F64</td>
<td>Floating point minimum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than BUFFER_ATOMIC_FMIN_X2.</td>
</tr>
</tbody>
</table>

```cpp
// 64bit
tmp = MEM[ADDR];
src = DATA;
cmp = DATA2;
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>115</td>
<td>DS_MAX_RTN_F64</td>
<td>Floating point maximum that handles NaN/INF/denormal values. Note that this opcode is slightly more general-purpose than BUFFER_ATOMIC_FMAX_X2.</td>
</tr>
</tbody>
</table>

```cpp
// 64bit
tmp = MEM[ADDR];
src = DATA;
cmp = DATA2;
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>118</td>
<td>DS_READ_B64</td>
<td>Read 1 qword.</td>
</tr>
</tbody>
</table>

```cpp
RETURN_DATA = MEM[ADDR].
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>119</td>
<td>DS_READ2_B64</td>
<td>Read 2 qwords.</td>
</tr>
</tbody>
</table>

```cpp
RETURN_DATA[0] = MEM[ADDR + OFFSET0 * 8];
RETURN_DATA[1] = MEM[ADDR + OFFSET1 * 8];
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>120</td>
<td>DS_READ2ST64_B64</td>
<td>Read 2 qwords with a larger stride.</td>
</tr>
</tbody>
</table>

```cpp
RETURN_DATA[0] = MEM[ADDR + OFFSET0 * 8 * 64];
RETURN_DATA[1] = MEM[ADDR + OFFSET1 * 8 * 64];
```

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>126</td>
<td>DS_CONDXCHG32_RTN_B64</td>
<td>Conditional write exchange.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>160</td>
<td>DS_WRITE_B8_D16_HI</td>
<td>Byte write in to high word. MEM[ADDR] = DATA[23:16].</td>
</tr>
<tr>
<td>161</td>
<td>DS_WRITE_B16_D16_HI</td>
<td>Short write in to high word. MEM[ADDR] = DATA[31:16].</td>
</tr>
<tr>
<td>162</td>
<td>DS_READ_U8_D16</td>
<td>Unsigned byte read with masked return to lower word. RETURN_DATA[15:0] = {8'h0, MEM[ADDR][7:0]}.</td>
</tr>
<tr>
<td>163</td>
<td>DS_READ_U8_D16_HI</td>
<td>Unsigned byte read with masked return to upper word. RETURN_DATA[31:16] = {8'h0, MEM[ADDR][7:0]}.</td>
</tr>
<tr>
<td>164</td>
<td>DS_READ_I8_D16</td>
<td>Signed byte read with masked return to lower word. RETURN_DATA[15:0] = signext(MEM[ADDR][7:0]).</td>
</tr>
<tr>
<td>165</td>
<td>DS_READ_I8_D16_HI</td>
<td>Signed byte read with masked return to upper word. RETURN_DATA[31:16] = signext(MEM[ADDR][7:0]).</td>
</tr>
<tr>
<td>166</td>
<td>DS_READ_U16_D16</td>
<td>Unsigned short read with masked return to lower word. RETURN_DATA[15:0] = MEM[ADDR][15:0].</td>
</tr>
<tr>
<td>167</td>
<td>DS_READ_U16_D16_HI</td>
<td>Unsigned short read with masked return to upper word. RETURN_DATA[31:0] = MEM[ADDR][15:0].</td>
</tr>
<tr>
<td>176</td>
<td>DS_WRITE_ADDTID_B32</td>
<td>Write dword with thread ID offset. LDS_GS[LDS_BASE + {OFFSET1,OFFSET0} + M0[15:0] + TID*4].u32 = VGPR[DATA0].u32</td>
</tr>
<tr>
<td>177</td>
<td>DS_READ_ADDTID_B32</td>
<td>Dword read with thread ID offset. VGPR[VDST].u32 = LDS_GS[LDS_BASE + {OFFSET1,OFFSET0} + M0[15:0] + TID*4].u32</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 178    | DS_PERMUTE_B32    | // VGPR[index][thread_id] is the VGPR RAM  
// VDST, ADDR and DATA0 are from the microcode DS encoding  
tmp[0..63] = 0  
for i in 0..63 do  
   // If a source thread is disabled, it will not propagate data.  
   next if !EXEC[i]  
   // ADDR needs to be divided by 4.  
   // High-order bits are ignored.  
   dst_lane = floor((VGPR[ADDR][i] + OFFSET) / 4) mod 64  
   tmp[dst_lane] = VGPR[DATA0][i]  
endfor  
// Copy data into destination VGPRs. If multiple sources  
// select the same destination thread, the highest-numbered  
// source thread wins.  
for i in 0..63 do  
   next if !EXEC[i]  
   VGPR[VDST][i] = tmp[i]  
endfor  

Forward permute. This does not access LDS memory and may be  
called even if no LDS memory is allocated to the wave. It uses  
LDS hardware to implement an arbitrary swizzle across threads in  
a wavefront.

Note the address passed in is the thread ID multiplied by 4.

If multiple sources map to the same destination lane, the final  
value is not predictable but will be the value from one of the  
writers.

See also DS_BPERMUTE_B32.

Examples (simplified 4-thread wavefronts):

VGPR[SRC0] = { A, B, C, D }  
VGPR[ADDR] = { 0, 0, 12, 4 }  
EXEC = 0xF, OFFSET = 0  
VGPR[VDST] := { B, D, 0, C }  

VGPR[SRC0] = { A, B, C, D }  
VGPR[ADDR] = { 0, 0, 12, 4 }  
EXEC = 0xA, OFFSET = 0  
VGPR[VDST] := { -, D, -, 0 }
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>179</td>
<td>DS_BPERMUTE_B32</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>// VGPR[index][thread_id] is the VGPR RAM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// VDST, ADDR and DATA0 are from the microcode DS encoding</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp[0..63] = 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0..63 do</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// ADDR needs to be divided by 4.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// High-order bits are ignored.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src_lane = floor((VGPR[ADDR][i] + OFFSET) / 4) mod 64</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// EXEC is applied to the source VGPR reads.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>next if !EXEC[src_lane]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp[i] = VGPR[DATA0][src_lane]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// Copy data into destination VGPRs. Some source</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// data may be broadcast to multiple lanes.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for i in 0..63 do</td>
</tr>
<tr>
<td></td>
<td></td>
<td>next if !EXEC[i]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[VDST][i] = tmp[i]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endfor</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Backward permute. This does not access LDS memory and may be</td>
</tr>
<tr>
<td></td>
<td></td>
<td>called even if no LDS memory is allocated to the wave. It uses</td>
</tr>
<tr>
<td></td>
<td></td>
<td>LDS hardware to implement an arbitrary swizzle across threads in</td>
</tr>
<tr>
<td></td>
<td></td>
<td>a wavefront.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Note the address passed in is the thread ID multiplied by 4.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Note that EXEC mask is applied to both VGPR read and write. If</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src_lane selects a disabled thread, zero will be returned.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See also DS_PERMUTE_B32.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Examples (simplified 4-thread wavefronts):</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[SRC0] = { A, B, C, D }</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[ADDR] = { 0, 0, 12, 4 }</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EXEC = 0xF, OFFSET = 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[VDST] := { A, A, D, B }</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[SRC0] = { A, B, C, D }</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[ADDR] = { 0, 0, 12, 4 }</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EXEC = 0xA, OFFSET = 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VGPR[VDST] := { -, 0, -, B }</td>
</tr>
<tr>
<td>222</td>
<td>DS_WRITE_B96</td>
<td>Tri-dword write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{MEM[ADDR + 8], MEM[ADDR + 4], MEM[ADDR]} = DATA[95:0].</td>
</tr>
<tr>
<td>223</td>
<td>DS_WRITE_B128</td>
<td>Quad-dword write.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{MEM[ADDR + 12], MEM[ADDR + 8], MEM[ADDR + 4], MEM[ADDR]} = DATA[127:0].</td>
</tr>
<tr>
<td>254</td>
<td>DS_READ_B96</td>
<td>Tri-dword read.</td>
</tr>
<tr>
<td>255</td>
<td>DS_READ_B128</td>
<td>Quad-dword read.</td>
</tr>
</tbody>
</table>
12.13.1. **DS_SWIZZLE_B32 Details**

Dword swizzle, no data is written to LDS memory.

Swizzles input thread data based on offset mask and returns; note does not read or write the DS memory banks.

Note that reading from an invalid thread results in 0x0.

This opcode supports two specific modes, FFT and rotate, plus two basic modes which swizzle in groups of 4 or 32 consecutive threads.

The FFT mode (offset >= 0xe000) swizzles the input based on offset[4:0] to support FFT calculation. Example swizzles using input {1, 2, … 20} are:

Offset[4:0]: Swizzle 0x00:
{1,11,9,19,5,15,d,1d,3,13,b,1b,7,17,f,1f,2,12,a,1a,6,16,e,1e,4,14,c,1c,8,18,10,20} 0x10:
{1,9,5,d,3,b,7,f,2,a,6,e,4,c,8,10,11,19,15,1d,13,1b,17,1f,12,1a,16,1e,14,1c,18,20} 0x1f: No swizzle

The rotate mode (offset >= 0xc000 and offset < 0xe000) rotates the input either left (offset[10] == 0) or right (offset[10] == 1) a number of threads equal to offset[9:5]. The rotate mode also uses a mask value which can alter the rotate result. For example, mask == 1 will swap the odd threads across every other even thread (rotate left), or even threads across every other odd thread (rotate right).

Offset[9:5]: Swizzle 0x01, mask=0, rotate left:
{2,3,4,5,6,7,8,9,a,b,c,d,e,f,10,11,12,13,14,15,16,17,18,19,1a,1b,1c,1d,1e,1f,20,1} 0x01, mask=0, rotate right:
{20,1,2,3,4,5,6,7,8,9,a,b,c,d,e,f,10,11,12,13,14,15,16,17,18,19,1a,1b,1c,1d,1e,1f,20,1} 0x01, mask=1, rotate left:
{2,1,4,7,6,5,8,b,a,9,c,f,e,d,10,11,12,13,14,15,16,17,18,19,1a,1b,1c,1d,1e,1f,20,3} 0x01, mask=1, rotate right:
{1e,1,4,3,2,5,8,7,6,9,c,b,a,d,10,f,e,11,14,13,12,15,18,17,16,19,1c,1b,1a,1d,20,1f}

If offset < 0xc000, one of the basic swizzle modes is used based on offset[15]. If offset[15] == 1, groups of 4 consecutive threads are swizzled together. If offset[15] == 0, all 32 threads are swizzled together.

The first basic swizzle mode (when offset[15] == 1) allows full data sharing between a group of 4 consecutive threads. Any thread within the group of 4 can get data from any other thread within the group of 4, specified by the corresponding offset bits --- [1:0] for the first thread, [3:2] for the second thread, [5:4] for the third thread, [7:6] for the fourth thread. Note that the offset bits apply to all groups of 4 within a wavefront; thus if offset[1:0] == 1, then thread0 will grab thread1, thread4 will grab thread5, etc.

The second basic swizzle mode (when offset[15] == 0) allows limited data sharing between 32
consecutive threads. In this case, the offset is used to specify a 5-bit xor-mask, 5-bit or-mask, and 5-bit and-mask used to generate a thread mapping. Note that the offset bits apply to each group of 32 within a wavefront. The details of the thread mapping are listed below. Some example usages:

SWAPX16 : xor_mask = 0x10, or_mask = 0x00, and_mask = 0x1f
SWAPX8 : xor_mask = 0x08, or_mask = 0x00, and_mask = 0x1f
SWAPX4 : xor_mask = 0x04, or_mask = 0x00, and_mask = 0x1f
SWAPX2 : xor_mask = 0x02, or_mask = 0x00, and_mask = 0x1f
SWAPX1 : xor_mask = 0x01, or_mask = 0x00, and_mask = 0x1f
REVERSEX32 : xor_mask = 0x1f, or_mask = 0x00, and_mask = 0x1f
REVERSEX16 : xor_mask = 0x0f, or_mask = 0x00, and_mask = 0x1f
REVERSEX8 : xor_mask = 0x07, or_mask = 0x00, and_mask = 0x1f
REVERSEX4 : xor_mask = 0x03, or_mask = 0x00, and_mask = 0x1f
REVERSEX2 : xor_mask = 0x01 or_mask = 0x00, and_mask = 0x1f
BCASTX32: xor_mask = 0x00, or_mask = thread, and_mask = 0x00
BCASTX16: xor_mask = 0x00, or_mask = thread, and_mask = 0x10
BCASTX8: xor_mask = 0x00, or_mask = thread, and_mask = 0x18
BCASTX4: xor_mask = 0x00, or_mask = thread, and_mask = 0x1c
BCASTX2: xor_mask = 0x00, or_mask = thread, and_mask = 0x1e

Pseudocode follows:

```c
offset = offset1:offset0;
```
if (offset >= 0xe000) {  
    // FFT decomposition  
    mask = offset[4:0];  
    for (i = 0; i < 64; i++) {  
        j = reverse_bits(i & 0x1f);  
        j = (j >> count_ones(mask));  
        j &= i & mask;  
        j &= i & 0x20;  
    }
} else if (offset >= 0xc000) {  
    // rotate  
    rotate = offset[9:5];  
    mask = offset[4:0];  
    if (offset[10]) {  
        rotate = -rotate;  
    }  
    for (i = 0; i < 64; i++) {  
        j = (i & mask) | ((i + rotate) & ~mask);  
        j &= i & 0x20;  
    }
} else if (offset[15]) {  
    // full data sharing within 4 consecutive threads  
    for (i = 0; i < 64; i+=4) {  
        thread_out[i+0] = thread_valid[i+offset[1:0]] ? thread_in[i+offset[1:0]] : 0;  
        thread_out[i+1] = thread_valid[i+offset[3:2]] ? thread_in[i+offset[3:2]] : 0;  
        thread_out[i+2] = thread_valid[i+offset[5:4]] ? thread_in[i+offset[5:4]] : 0;  
        thread_out[i+3] = thread_valid[i+offset[7:6]] ? thread_in[i+offset[7:6]] : 0;  
    }
} else {  
    // offset[15] == 0 // limited data sharing within 32 consecutive threads  
    xor_mask = offset[14:10];  
    or_mask = offset[9:5];  
    and_mask = offset[4:0];  
    for (i = 0; i < 64; i++) {  
        j = (((i & 0x1f) & and_mask) | or_mask) ^ xor_mask;  
        j &= i & 0x20;  
    }
}

12.13.2. LDS Instruction Limitations

Some of the DS instructions are available only to GDS, not LDS. These are:

- DS_GWS_SEMA_RELEASE_ALL
- DS_GWS_INIT
- DS_GWS_SEMA_V
- DS_GWS_SEMA_BR
- DS_GWS_SEMA_P
- DS_GWS_BARRIER
- DS_ORDERED_COUNT

12.14. MUBUF Instructions

The bitfield map of the MUBUF format is:
where:
OFFSET = Unsigned immediate byte offset.
OFFEN = Send offset either as VADDR or as zero.
IDXEN = Send index either as VADDR or as zero.
GLC = Global coherency.
LDS = Data read from/written to LDS or VGPR.
OP = Instruction Opcode.
VADDR = VGPR address source.
VDATA = Destination vector GPR.
SRSRC = Scalar GPR that specifies resource constant.
SLC = System level coherent.
TFE = Texture fail enable.
SOFFSET = Byte offset added to the memory address of an SGPR.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>BUFFER_LOAD_FORMAT_X</td>
<td>Untyped buffer load 1 dword with format conversion.</td>
</tr>
<tr>
<td>1</td>
<td>BUFFER_LOAD_FORMAT_XY</td>
<td>Untyped buffer load 2 dwords with format conversion.</td>
</tr>
<tr>
<td>2</td>
<td>BUFFER_LOAD_FORMAT_XYZ</td>
<td>Untyped buffer load 3 dwords with format conversion.</td>
</tr>
<tr>
<td>3</td>
<td>BUFFER_LOAD_FORMAT_XYZW</td>
<td>Untyped buffer load 4 dwords with format conversion.</td>
</tr>
<tr>
<td>4</td>
<td>BUFFER_STORE_FORMAT_X</td>
<td>Untyped buffer store 1 dword with format conversion.</td>
</tr>
<tr>
<td>5</td>
<td>BUFFER_STORE_FORMAT_XY</td>
<td>Untyped buffer store 2 dwords with format conversion.</td>
</tr>
<tr>
<td>6</td>
<td>BUFFER_STORE_FORMAT_XYZ</td>
<td>Untyped buffer store 3 dwords with format conversion.</td>
</tr>
<tr>
<td>7</td>
<td>BUFFER_STORE_FORMAT_XYZW</td>
<td>Untyped buffer store 4 dwords with format conversion.</td>
</tr>
<tr>
<td>8</td>
<td>BUFFER_LOAD_UBYTE</td>
<td>Untyped buffer load unsigned byte (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>9</td>
<td>BUFFER_LOAD_SBYTE</td>
<td>Untyped buffer load signed byte (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>10</td>
<td>BUFFER_LOAD_USHORT</td>
<td>Untyped buffer load unsigned short (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>11</td>
<td>BUFFER_LOAD_SSHORT</td>
<td>Untyped buffer load signed short (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>12</td>
<td>BUFFER_LOAD_DWORD</td>
<td>Untyped buffer load dword.</td>
</tr>
<tr>
<td>13</td>
<td>BUFFER_LOAD_DWORDX2</td>
<td>Untyped buffer load 2 dwords.</td>
</tr>
<tr>
<td>14</td>
<td>BUFFER_LOAD_DWORDX4</td>
<td>Untyped buffer load 4 dwords.</td>
</tr>
<tr>
<td>15</td>
<td>BUFFER_LOAD_DWORDX3</td>
<td>Untyped buffer load 3 dwords.</td>
</tr>
<tr>
<td>24</td>
<td>BUFFER_STORE_BYTE</td>
<td>Untyped buffer store byte. Stores S0[7:0].</td>
</tr>
<tr>
<td>25</td>
<td>BUFFER_STORE_BYTE_D16_HI</td>
<td>Untyped buffer store byte. Stores S0[23:16].</td>
</tr>
<tr>
<td>26</td>
<td>BUFFER_STORE_SHORT</td>
<td>Untyped buffer store short. Stores S0[15:8].</td>
</tr>
<tr>
<td>27</td>
<td>BUFFER_STORE_SHORT_D16_HI</td>
<td>Untyped buffer store short. Stores S0[31:16].</td>
</tr>
<tr>
<td>28</td>
<td>BUFFER_STORE_DWORD</td>
<td>Untyped buffer store dword.</td>
</tr>
<tr>
<td>29</td>
<td>BUFFER_STORE_DWORDX2</td>
<td>Untyped buffer store 2 dwords.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>30</td>
<td>BUFFER_STORE_DWORDX4</td>
<td>Untyped buffer store 4 dwords.</td>
</tr>
<tr>
<td>31</td>
<td>BUFFER_STORE_DWORDX3</td>
<td>Untyped buffer store 3 dwords.</td>
</tr>
<tr>
<td>32</td>
<td>BUFFER_LOAD_UBYTE_D16</td>
<td>D0[15:0] = {8’h0, MEM[ADDR]}. Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>33</td>
<td>BUFFER_LOAD_UBYTE_D16_HI</td>
<td>D0[31:16] = {8’h0, MEM[ADDR]}. Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>34</td>
<td>BUFFER_LOAD_SBYTE_D16</td>
<td>D0[15:0] = signext(MEM[ADDR]). Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>35</td>
<td>BUFFER_LOAD_SBYTE_D16_HI</td>
<td>D0[31:16] = signext(MEM[ADDR]). Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>36</td>
<td>BUFFER_LOAD_SHORT_D16</td>
<td>D0[15:0] = MEM[ADDR]. Untyped buffer load short.</td>
</tr>
<tr>
<td>37</td>
<td>BUFFER_LOAD_SHORT_D16_HI</td>
<td>D0[31:16] = MEM[ADDR]. Untyped buffer load short.</td>
</tr>
<tr>
<td>38</td>
<td>BUFFER_LOAD_FORMAT_D16_HI_X</td>
<td>D0[31:16] = MEM[ADDR]. Untyped buffer load 1 dword with format conversion.</td>
</tr>
<tr>
<td>39</td>
<td>BUFFER_STORE_FORMAT_D16_HI_X</td>
<td>Untyped buffer store 1 dword with format conversion.</td>
</tr>
<tr>
<td>48</td>
<td>BUFFER_ATOMIC_SWAP</td>
<td>// 32bit tmp = MEM[ADDR]; MEM[ADDR] = DATA; RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>49</td>
<td>BUFFER_ATOMIC_CMPSWAP</td>
<td>// 32bit tmp = MEM[ADDR]; src = DATA[0]; cmp = DATA[1]; MEM[ADDR] = (tmp == cmp) ? src : tmp; RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>50</td>
<td>BUFFER_ATOMIC_ADD</td>
<td>// 32bit tmp = MEM[ADDR]; MEM[ADDR] += DATA; RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>51</td>
<td>BUFFER_ATOMIC_SUB</td>
<td>// 32bit tmp = MEM[ADDR]; MEM[ADDR] -= DATA; RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>52</td>
<td>BUFFER_ATOMIC_CSUB</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>old_value = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if old_value &lt; DATA then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>new_value = 0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>new_value = old_value - DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[addr] = new_value;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = old_value.</td>
</tr>
<tr>
<td>53</td>
<td>BUFFER_ATOMIC_SMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>54</td>
<td>BUFFER_ATOMIC_UMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>55</td>
<td>BUFFER_ATOMIC_SMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>56</td>
<td>BUFFER_ATOMIC_UMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>57</td>
<td>BUFFER_ATOMIC_AND</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] &amp;= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>58</td>
<td>BUFFER_ATOMIC_OR</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>59</td>
<td>BUFFER_ATOMIC_XOR</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] ^= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>60</td>
<td>BUFFER_ATOMIC_INC</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp &gt;= DATA) ? 0 : tmp + 1; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>61</td>
<td>BUFFER_ATOMIC_DEC</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>62</td>
<td>BUFFER_ATOMIC_FCMPSWAP</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare swap (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>63</td>
<td>BUFFER_ATOMIC_FMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &lt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>64</td>
<td>BUFFER_ATOMIC_FMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &gt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>80</td>
<td>BUFFER_ATOMIC_SWAP_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>81</td>
<td>BUFFER_ATOMIC_CMPSWAP_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[2:3];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>82</td>
<td>BUFFER_ATOMIC_ADD_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] += DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>83</td>
<td>BUFFER_ATOMIC_SUB_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] -= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>85</td>
<td>BUFFER_ATOMIC_SMIN_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &lt; tmp) ? DATA[0:1] : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>86</td>
<td>BUFFER_ATOMIC_UMIN_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &lt; tmp) ? DATA[0:1] : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>87</td>
<td>BUFFER_ATOMIC_SMAX_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &gt; tmp) ? DATA[0:1] : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>88</td>
<td>BUFFER_ATOMIC_UMAX_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &gt; tmp) ? DATA[0:1] : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>89</td>
<td>BUFFER_ATOMIC_AND_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] &amp;= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>90</td>
<td>BUFFER_ATOMIC_OR_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>91</td>
<td>BUFFER_ATOMIC_XOR_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] ^= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>92</td>
<td>BUFFER_ATOMIC_INC_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp &gt;= DATA[0:1]) ? 0 : tmp + 1; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>93</td>
<td>BUFFER_ATOMIC_DEC_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>// unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>94</td>
<td>BUFFER_ATOMIC_FCMPSWAP_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare swap (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>95</td>
<td>BUFFER_ATOMIC_FMIN_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &lt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>96</td>
<td>BUFFER_ATOMIC_FMAX_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &gt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>113</td>
<td>BUFFER_GL0_INV</td>
<td>Write back and invalidate the shader L0. Returns ACK to shader.</td>
</tr>
<tr>
<td>114</td>
<td>BUFFER_GL1_INV</td>
<td>Invalidate the GL1 cache only. Returns ACK to shader.</td>
</tr>
<tr>
<td>128</td>
<td>BUFFER_LOAD_FORMAT_D16_X</td>
<td>Untyped buffer load 1 dword with format conversion.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D0[15:0] = MEM[ADDR].</td>
</tr>
<tr>
<td>129</td>
<td>BUFFER_LOAD_FORMAT_D16_XY</td>
<td>Untyped buffer load 1 dword with format conversion.</td>
</tr>
<tr>
<td>130</td>
<td>BUFFER_LOAD_FORMAT_D16_XY</td>
<td>Untyped buffer load 2 dwords with format conversion.</td>
</tr>
<tr>
<td>131</td>
<td>BUFFER_LOAD_FORMAT_D16_XYZW</td>
<td>Untyped buffer load 2 dwords with format conversion.</td>
</tr>
<tr>
<td>132</td>
<td>BUFFER_STORE_FORMAT_D16_X</td>
<td>Untyped buffer store 1 dword with format conversion.</td>
</tr>
<tr>
<td>133</td>
<td>BUFFER_STORE_FORMAT_D16_XY</td>
<td>Untyped buffer store 1 dword with format conversion.</td>
</tr>
<tr>
<td>134</td>
<td>BUFFER_STORE_FORMAT_D16_XYZ</td>
<td>Untyped buffer store 2 dwords with format conversion.</td>
</tr>
<tr>
<td>135</td>
<td>BUFFER_STORE_FORMAT_D16_XYZW</td>
<td>Untyped buffer store 2 dwords with format conversion.</td>
</tr>
</tbody>
</table>

### 12.15. MTBUF Instructions

The bitfield map of the MTBUF format is:

![MTBUF bitfield map](image)

where:

- **OFFSET** = Unsigned immediate byte offset.
- **OFFEN** = Send offset either as VADDR or as zero.
- **IDXEN** = Send index either as VADDR or as zero.
- **GLC** = Global coherency.
- **OP** = Instruction Opcode.
- **FORMAT** = Data format for typed buffer.
- **VADDR** = VGPR address source.
- **VDATA** = Vector GPR for read/write result.
- **SRSRC** = Scalar GPR that specifies resource constant.
- **SOFFSET** = Unsigned byte offset from an SGPR.
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>TBUFFER_LOAD_FORMAT_X</td>
<td>Typed buffer load 1 dword with format conversion.</td>
</tr>
<tr>
<td>1</td>
<td>TBUFFER_LOAD_FORMAT_XY</td>
<td>Typed buffer load 2 dwords with format conversion.</td>
</tr>
<tr>
<td>2</td>
<td>TBUFFER_LOAD_FORMAT_XYZ</td>
<td>Typed buffer load 3 dwords with format conversion.</td>
</tr>
<tr>
<td>3</td>
<td>TBUFFER_LOAD_FORMAT_XYZW</td>
<td>Typed buffer load 4 dwords with format conversion.</td>
</tr>
<tr>
<td>4</td>
<td>TBUFFER_STORE_FORMAT_X</td>
<td>Typed buffer store 1 dword with format conversion.</td>
</tr>
<tr>
<td>5</td>
<td>TBUFFER_STORE_FORMAT_XY</td>
<td>Typed buffer store 2 dwords with format conversion.</td>
</tr>
<tr>
<td>6</td>
<td>TBUFFER_STORE_FORMAT_XYZ</td>
<td>Typed buffer store 3 dwords with format conversion.</td>
</tr>
<tr>
<td>7</td>
<td>TBUFFER_STORE_FORMAT_XYZW</td>
<td>Typed buffer store 4 dwords with format conversion.</td>
</tr>
<tr>
<td>8</td>
<td>TBUFFER_LOAD_FORMAT_D16_X</td>
<td>Typed buffer load 1 dword with format conversion.</td>
</tr>
<tr>
<td>9</td>
<td>TBUFFER_LOADFORMAT_D16_XY</td>
<td>Typed buffer load 2 dwords with format conversion.</td>
</tr>
<tr>
<td>10</td>
<td>TBUFFER_STORE_FORMAT_D16_X</td>
<td>Typed buffer store 1 dword with format conversion.</td>
</tr>
<tr>
<td>11</td>
<td>TBUFFER_STORE_FORMAT_D16_XY</td>
<td>Typed buffer store 2 dwords with format conversion.</td>
</tr>
<tr>
<td>12</td>
<td>TBUFFER_STORE_FORMAT_D16_XZ</td>
<td>Typed buffer store 1 dword with format conversion.</td>
</tr>
<tr>
<td>13</td>
<td>TBUFFER_STORE_FORMAT_D16_XYZ</td>
<td>Typed buffer store 2 dwords with format conversion.</td>
</tr>
<tr>
<td>14</td>
<td>TBUFFER_STORE_FORMAT_D16_XYZ</td>
<td>Typed buffer store 2 dwords with format conversion.</td>
</tr>
<tr>
<td>15</td>
<td>TBUFFER_STORE_FORMAT_D16_XYZW</td>
<td>Typed buffer store 2 dwords with format conversion.</td>
</tr>
</tbody>
</table>

### 12.16. MIMG Instructions

The bitfield map of the MIMG format is:

![MIMG Bitfield Map](image-url)
where:

DMASK = Enable mask for image read/write data components.
UNRM  = Force address to be unnormalized.
GLC   = Global coherency.
DA    = Declare an array.
A16   = Texture address component size.
TFE   = Texture fail enable.
LWE   = LOD warning enable.
OP    = Instruction Opcode.
SLC   = System level coherent.
VADDR = VGPR address source.
VDATA = Vector GPR for read/write result.
SRSRC = Scalar GPR that specifies resource constant.
SSAMP = Scalar GPR that specifies sampler constant.
D16   = Data in VGPRs is 16 bits, not 32 bits.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>IMAGE_LOAD</td>
<td>Load element from largest miplevel in resource view, with format conversion specified in the resource constant. No sampler.</td>
</tr>
<tr>
<td>1</td>
<td>IMAGE_LOAD_MIP</td>
<td>Load element from user-specified miplevel in resource view, with format conversion specified in the resource constant. No sampler.</td>
</tr>
<tr>
<td>2</td>
<td>IMAGE_LOAD_PCK</td>
<td>Load element from largest miplevel in resource view, without format conversion. 8- and 16-bit elements are not sign-extended. No sampler.</td>
</tr>
<tr>
<td>3</td>
<td>IMAGE_LOAD_PCK_SGN</td>
<td>Load element from largest miplevel in resource view, without format conversion. 8- and 16-bit elements are sign-extended. No sampler.</td>
</tr>
<tr>
<td>4</td>
<td>IMAGE_LOAD_MIP_PCK</td>
<td>Load element from user-supplied miplevel in resource view, without format conversion. 8- and 16-bit elements are not sign-extended. No sampler.</td>
</tr>
<tr>
<td>5</td>
<td>IMAGE_LOAD_MIP_PCK_SGN</td>
<td>Load element from user-supplied miplevel in resource view, without format conversion. 8- and 16-bit elements are sign-extended. No sampler.</td>
</tr>
<tr>
<td>8</td>
<td>IMAGE_STORE</td>
<td>Store element to largest miplevel in resource view, with format conversion specified in resource constant. No sampler.</td>
</tr>
<tr>
<td>9</td>
<td>IMAGE_STORE_MIP</td>
<td>Store element to user-specified miplevel in resource view, with format conversion specified in resource constant. No sampler.</td>
</tr>
<tr>
<td>10</td>
<td>IMAGE_STORE_PCK</td>
<td>Store element to largest miplevel in resource view, without format conversion. No sampler.</td>
</tr>
<tr>
<td>11</td>
<td>IMAGE_STORE_MIP_PCK</td>
<td>Store element to user-specified miplevel in resource view, without format conversion. No sampler.</td>
</tr>
<tr>
<td>14</td>
<td>IMAGE_GET_RESINFO</td>
<td>Return resource info for a given mip level specified in the address vgpr. No sampler. Returns 4 integer values into VGPRs 3-0: {num_mip_levels, depth, height, width}.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>15</td>
<td>IMAGE_ATOMIC_SWAP</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>16</td>
<td>IMAGE_ATOMIC_CMPSWAP</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>17</td>
<td>IMAGE_ATOMIC_ADD</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] += DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>18</td>
<td>IMAGE_ATOMIC_SUB</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] -= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>20</td>
<td>IMAGE_ATOMIC_SMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>21</td>
<td>IMAGE_ATOMIC_UMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>22</td>
<td>IMAGE_ATOMIC_SMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>23</td>
<td>IMAGE_ATOMIC_UMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>24</td>
<td>IMAGE_ATOMIC_AND</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] &amp;= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>25</td>
<td>IMAGE_ATOMIC_OR</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>26</td>
<td>IMAGE_ATOMIC_XOR</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] ^= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 27     | IMAGE_ATOMIC_INC   | // 32bit  
|        |                     | tmp = MEM[ADDR];  
|        |                     | MEM[ADDR] = (tmp >= DATA) ? 0 : tmp + 1; // unsigned compare  
|        |                     | RETURN_DATA = tmp.                                                                                                                                                       |
| 28     | IMAGE_ATOMIC_DEC   | // 32bit  
|        |                     | tmp = MEM[ADDR];  
|        |                     | MEM[ADDR] = (tmp == 0 || tmp > DATA) ? DATA : tmp - 1; // unsigned compare  
|        |                     | RETURN_DATA = tmp.                                                                                                                                                       |
| 29     | IMAGE_ATOMIC_FCMPSWAP | // 32bit  
|        |                     | tmp = MEM[ADDR];  
|        |                     | src = DATA[0];  
|        |                     | cmp = DATA[1];  
|        |                     | MEM[ADDR] = (tmp == cmp) ? src : tmp;  
|        |                     | RETURN_DATA[0] = tmp.  
|        |                     | Floating-point compare swap (handles NaN/INF/denorm).                                                                                                               |
| 30     | IMAGE_ATOMIC_FMIN  | // 32bit  
|        |                     | tmp = MEM[ADDR];  
|        |                     | src = DATA[0];  
|        |                     | MEM[ADDR] = (src < tmp) ? src : tmp;  
|        |                     | RETURN_DATA[0] = tmp.  
|        |                     | Floating-point compare (handles NaN/INF/denorm).                                                                                                                      |
| 31     | IMAGE_ATOMIC_FMAX  | // 32bit  
|        |                     | tmp = MEM[ADDR];  
|        |                     | src = DATA[0];  
|        |                     | MEM[ADDR] = (src > tmp) ? src : tmp;  
|        |                     | RETURN_DATA[0] = tmp.  
<p>|        |                     | Floating-point compare (handles NaN/INF/denorm).                                                                                                                      |
| 32     | IMAGE_SAMPLE       | sample texture map.                                                                                                                        |
| 33     | IMAGE_SAMPLE_CL    | sample texture map, with LOD clamp specified in shader.                                                                                      |
| 34     | IMAGE_SAMPLE_D     | sample texture map, with user derivatives                                                                                                    |
| 35     | IMAGE_SAMPLE_D_CL  | sample texture map, with LOD clamp specified in shader, with user derivatives.                                                             |
| 36     | IMAGE_SAMPLE_L     | sample texture map, with user LOD.                                                                                                           |
| 37     | IMAGE_SAMPLE_B     | sample texture map, with lod bias.                                                                                                          |
| 38     | IMAGE_SAMPLE_B_CL  | sample texture map, with LOD clamp specified in shader, with lod bias.                                                                     |
| 39     | IMAGE_SAMPLE_LZ    | sample texture map, from level 0.                                                                                                           |
| 40     | IMAGE_SAMPLE_C     | sample texture map, with PCF.                                                                                                               |
| 41     | IMAGE_SAMPLE_C_CL  | SAMPLE_C, with LOD clamp specified in shader.                                                                                               |
| 42     | IMAGE_SAMPLE_C_D   | SAMPLE_C, with user derivatives.                                                                                                           |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>43</td>
<td>IMAGE_SAMPLE_C_D_CL</td>
<td><code>SAMPLE_C</code>, with LOD clamp specified in shader, with user derivatives.</td>
</tr>
<tr>
<td>44</td>
<td>IMAGE_SAMPLE_C_L</td>
<td><code>SAMPLE_C</code>, with user LOD.</td>
</tr>
<tr>
<td>45</td>
<td>IMAGE_SAMPLE_C_B</td>
<td><code>SAMPLE_C</code>, with lod bias.</td>
</tr>
<tr>
<td>46</td>
<td>IMAGE_SAMPLE_C_B_CL</td>
<td><code>SAMPLE_C</code>, with LOD clamp specified in shader, with lod bias.</td>
</tr>
<tr>
<td>47</td>
<td>IMAGE_SAMPLE_C_LZ</td>
<td><code>SAMPLE_C</code>, from level 0.</td>
</tr>
<tr>
<td>48</td>
<td>IMAGE_SAMPLE_O</td>
<td>sample texture map, with user offsets.</td>
</tr>
<tr>
<td>49</td>
<td>IMAGE_SAMPLE_CL_O</td>
<td><code>SAMPLE_O</code> with user LOD.</td>
</tr>
<tr>
<td>50</td>
<td>IMAGE_SAMPLE_D_O</td>
<td><code>SAMPLE_O</code> with LOD clamp specified in shader.</td>
</tr>
<tr>
<td>51</td>
<td>IMAGE_SAMPLE_D_CL_O</td>
<td><code>SAMPLE_O</code>, with LOD clamp specified in shader, with user derivatives.</td>
</tr>
<tr>
<td>52</td>
<td>IMAGE_SAMPLE_L_O</td>
<td><code>SAMPLE_O</code>, with user LOD.</td>
</tr>
<tr>
<td>53</td>
<td>IMAGE_SAMPLE_B_O</td>
<td><code>SAMPLE_O</code>, with lod bias.</td>
</tr>
<tr>
<td>54</td>
<td>IMAGE_SAMPLE_B_CL_O</td>
<td><code>SAMPLE_O</code>, with LOD clamp specified in shader, with lod bias.</td>
</tr>
<tr>
<td>55</td>
<td>IMAGE_SAMPLE_LZ_O</td>
<td><code>SAMPLE_O</code>, from level 0.</td>
</tr>
<tr>
<td>56</td>
<td>IMAGE_SAMPLE_C_O</td>
<td><code>SAMPLE_C</code> with user specified offsets.</td>
</tr>
<tr>
<td>57</td>
<td>IMAGE_SAMPLE_C_CL_O</td>
<td><code>SAMPLE_C</code>, with LOD clamp specified in shader.</td>
</tr>
<tr>
<td>58</td>
<td>IMAGE_SAMPLE_C_D_O</td>
<td><code>SAMPLE_C</code>, with user derivatives.</td>
</tr>
<tr>
<td>59</td>
<td>IMAGE_SAMPLE_C_D_CL_O</td>
<td><code>SAMPLE_C</code>, with LOD clamp specified in shader, with user derivatives.</td>
</tr>
<tr>
<td>60</td>
<td>IMAGE_SAMPLE_C_L_O</td>
<td><code>SAMPLE_C</code>, with user LOD.</td>
</tr>
<tr>
<td>61</td>
<td>IMAGE_SAMPLE_C_B_O</td>
<td><code>SAMPLE_C</code>, with lod bias.</td>
</tr>
<tr>
<td>62</td>
<td>IMAGE_SAMPLE_C_B_CL_O</td>
<td><code>SAMPLE_C</code>, with LOD clamp specified in shader, with lod bias.</td>
</tr>
<tr>
<td>63</td>
<td>IMAGE_SAMPLE_C_LZ_O</td>
<td><code>SAMPLE_C</code>, from level 0.</td>
</tr>
<tr>
<td>64</td>
<td>IMAGE_GATHER4</td>
<td>gather 4 single component elements (2x2).</td>
</tr>
<tr>
<td>65</td>
<td>IMAGE_GATHER4_CL</td>
<td>gather 4 single component elements (2x2) with user LOD clamp.</td>
</tr>
<tr>
<td>68</td>
<td>IMAGE_GATHER4_L</td>
<td>gather 4 single component elements (2x2) with user LOD.</td>
</tr>
<tr>
<td>69</td>
<td>IMAGE_GATHER4_B</td>
<td>gather 4 single component elements (2x2) with user bias.</td>
</tr>
<tr>
<td>70</td>
<td>IMAGE_GATHER4_B_CL</td>
<td>gather 4 single component elements (2x2) with user bias and clamp.</td>
</tr>
<tr>
<td>71</td>
<td>IMAGE_GATHER4_LZ</td>
<td>gather 4 single component elements (2x2) at level 0.</td>
</tr>
<tr>
<td>72</td>
<td>IMAGE_GATHER4_C</td>
<td>gather 4 single component elements (2x2) with PCF.</td>
</tr>
<tr>
<td>73</td>
<td>IMAGE_GATHER4_C_CL</td>
<td>gather 4 single component elements (2x2) with LOD clamp and PCF.</td>
</tr>
<tr>
<td>76</td>
<td>IMAGE_GATHER4_C_L</td>
<td>gather 4 single component elements (2x2) with user LOD and PCF.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>77</td>
<td>IMAGE_GATHER4_C_B</td>
<td>gather 4 single component elements (2x2) with user bias and PCF.</td>
</tr>
<tr>
<td>78</td>
<td>IMAGE_GATHER4_C_B_CL</td>
<td>gather 4 single component elements (2x2) with user bias, clamp and PCF.</td>
</tr>
<tr>
<td>79</td>
<td>IMAGE_GATHER4_C_LZ</td>
<td>gather 4 single component elements (2x2) at level 0, with PCF.</td>
</tr>
<tr>
<td>80</td>
<td>IMAGE_GATHER4_O</td>
<td>GATHER4, with user offsets.</td>
</tr>
<tr>
<td>81</td>
<td>IMAGE_GATHER4_CL_O</td>
<td>GATHER4_CL, with user offsets.</td>
</tr>
<tr>
<td>84</td>
<td>IMAGE_GATHER4_L_O</td>
<td>GATHER4_L, with user offsets.</td>
</tr>
<tr>
<td>85</td>
<td>IMAGE_GATHER4_B_O</td>
<td>GATHER4_B, with user offsets.</td>
</tr>
<tr>
<td>86</td>
<td>IMAGE_GATHER4_B_CL_O</td>
<td>GATHER4_B_CL, with user offsets.</td>
</tr>
<tr>
<td>87</td>
<td>IMAGE_GATHER4_LZ_O</td>
<td>GATHER4_LZ, with user offsets.</td>
</tr>
<tr>
<td>88</td>
<td>IMAGE_GATHER4_C_O</td>
<td>GATHER4_C, with user offsets.</td>
</tr>
<tr>
<td>89</td>
<td>IMAGE_GATHER4_C_CL_O</td>
<td>GATHER4_C_CL, with user offsets.</td>
</tr>
<tr>
<td>92</td>
<td>IMAGE_GATHER4_C_L_O</td>
<td>GATHER4_C_L, with user offsets.</td>
</tr>
<tr>
<td>93</td>
<td>IMAGE_GATHER4_C_B_O</td>
<td>GATHER4_C_B, with user offsets.</td>
</tr>
<tr>
<td>94</td>
<td>IMAGE_GATHER4_C_B_CL_O</td>
<td>GATHER4_C_B_CL, with user offsets.</td>
</tr>
<tr>
<td>95</td>
<td>IMAGE_GATHER4_C_LZ_O</td>
<td>GATHER4_C_LZ, with user offsets.</td>
</tr>
<tr>
<td>96</td>
<td>IMAGE_GET_LOD</td>
<td>VDATA[0] = clampedLOD; VDATA[1] = rawLOD. Return calculated LOD as two 32-bit floating point values.</td>
</tr>
<tr>
<td>97</td>
<td>IMAGE_GATHER4H</td>
<td>Fetch 1 component per texel from 4x1 texels. DMASK selects which component to read (R,G,B,A) and must have only one bit set to 1.</td>
</tr>
<tr>
<td>128</td>
<td>IMAGE_MSAA_LOAD</td>
<td>Load up to 4 samples of 1 component from an MSAA resource with a user-specified fragment ID. No sampler.</td>
</tr>
<tr>
<td>162</td>
<td>IMAGE_SAMPLE_D_G16</td>
<td>SAMPLE_D with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>163</td>
<td>IMAGE_SAMPLE_D_CL_G16</td>
<td>SAMPLE_D_CL with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>170</td>
<td>IMAGE_SAMPLE_C_D_G16</td>
<td>SAMPLE_C_D with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>171</td>
<td>IMAGE_SAMPLE_C_D_CL_G16</td>
<td>SAMPLE_C_D_CL with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>178</td>
<td>IMAGE_SAMPLE_D_O_G16</td>
<td>SAMPLE_D_O with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>179</td>
<td>IMAGE_SAMPLE_D_CL_O_G16</td>
<td>SAMPLE_D_CL_O with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>186</td>
<td>IMAGE_SAMPLE_C_D_O_G16</td>
<td>SAMPLE_C_D_O with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>187</td>
<td>IMAGE_SAMPLE_C_D_CL_O_G16</td>
<td>SAMPLE_C_D_CL_O with 16-bit floating point derivatives (gradients)</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>230</td>
<td>IMAGE_BVH_INTERSECT_RAY</td>
<td>Intersection test on bound volume hierarchy nodes for ray tracing acceleration. 32-bit node pointer. No sampler.</td>
</tr>
</tbody>
</table>

**DATA:**

The destination VGPRs contain the results of intersection testing. The values returned here are different depending on the type of BVH node that was fetched.

For box nodes the results contain the 4 pointers of the children boxes in intersection time sorted order.

For triangle BVH nodes the results contain the intersection time and triangle ID of the triangle tested.

**ADDR:**

11 address VGPRs contain the ray data and BVH node pointer for the intersection test. The data is laid out as follows:

```
vgrp_a[0] = node_pointer (uint32)  
vgrp_a[1] = ray_extent (float32)    
vgrp_a[2] = ray_origin.x (float32) 
vgrp_a[3] = ray_origin.y (float32) 
vgrp_a[4] = ray_origin.z (float32) 
vgrp_a[5] = ray_dir.x (float32)     
vgrp_a[6] = ray_dir.y (float32)     
vgrp_a[7] = ray_dir.z (float32)     
vgrp_a[8] = ray_inv_dir.x (float32) 
vgrp_a[9] = ray_inv_dir.y (float32) 
vgrp_a[10]= ray_inv_dir.z (float32) 
```

For performance and power optimization, the instruction can be encoded to use 16 bit floats for ray_dir and ray_inv_dir by setting A16 to 1. When the instruction is encoded with 16 bit addresses only 8 address VGPRs are used as follows:

```
vgrp_a[0] = node_pointer (uint32)  
vgrp_a[1] = ray_extent (float32)    
vgrp_a[2] = ray_origin.x (float32) 
vgrp_a[3] = ray_origin.y (float32) 
vgrp_a[4] = ray_origin.z (float32) 
vgrp_a[5] = {ray_dir.x,ray_dir.y}(2x float16) 
vgrp_a[6] = {ray_dir.z,ray_inv_dir.x}(2x float16) 
vgrp_a[7] = {ray_inv_dir.y,ray_inv_dir.z}(2x float16) 
```

**RSRC:**

The resource is the texture descriptor for the operation. The instruction must be encoded with r128=1.

**RESTRICTIONS:**

The image_bvh_intersect_ray and image_bvh64_intersect_ray opcode do not support all of
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>231</td>
<td>IMAGE_BVH64_INTERSECT_RAY</td>
<td>Intersection test on bound volume hierarchy nodes for ray tracing acceleration. 64-bit node pointer. No sampler.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This instruction allows support for very large BVHs (larger than 32 GBs) that may occur in workstation workloads. See IMAGE_BVH_INTERSECT_RAY for basic information including restrictions.</td>
</tr>
</tbody>
</table>

**ADDR:**

12 address VGPRs contain the ray data and BVH node pointer for the intersection test. The data is laid out as follows:

- `vgpr_a[0] = node_pointer[31:0]` (first part of uint64)
- `vgpr_a[1] = node_pointer[63:32]` (second part of uint64)
- `vgpr_a[2] = ray_extent` (float32)
- `vgpr_a[3] = ray_origin.x` (float32)
- `vgpr_a[4] = ray_origin.y` (float32)
- `vgpr_a[5] = ray_origin.z` (float32)
- `vgpr_a[6] = ray_dir.x` (float32)
- `vgpr_a[7] = ray_dir.y` (float32)
- `vgpr_a[8] = ray_dir.z` (float32)
- `vgpr_a[9] = ray_inv_dir.x` (float32)
- `vgpr_a[10] = ray_inv_dir.y` (float32)
- `vgpr_a[11] = ray_inv_dir.z` (float32)

For performance and power optimization, the instruction can be encoded to use 16 bit floats for `ray_dir` and `ray_inv_dir` by setting A16 to 1. When the instruction is encoded with 16 bit addresses only 9 address VGPRs are used as follows:

- `vgpr_a[0] = node_pointer[31:0]` (first part of uint64)
- `vgpr_a[1] = node_pointer[63:32]` (second part of uint64)
- `vgpr_a[2] = ray_extent` (float32)
- `vgpr_a[3] = ray_origin.x` (float32)
- `vgpr_a[4] = ray_origin.y` (float32)
- `vgpr_a[5] = ray_origin.z` (float32)
- `vgpr_a[6] = [ray_dir.x, ray_dir.y]` (2x float16)
- `vgpr_a[7] = [ray_dir.z, ray_inv_dir.x]` (2x float16)
- `vgpr_a[8] = [ray_inv_dir.y, ray_inv_dir.z]` (2x float16)

---

### 12.17. EXPORT Instructions

Transfer vertex position, vertex parameter, pixel color, or pixel depth information to the output buffer. Every pixel shader must do at least one export to a color, depth or NULL target with the VM bit set to 1. This communicates the pixel-valid mask to the color and depth buffers. Every pixel does only one of the above export types with the DONE bit set to 1. Vertex shaders must do one or more position exports, and at least one parameter export. The final position export must have the DONE bit set to 1.
12.18. FLAT, Scratch and Global Instructions

The bitfield map of the FLAT format is:

<table>
<thead>
<tr>
<th>FLAT</th>
<th>1 1 0 1 1 1</th>
<th>OP</th>
<th>SLC</th>
<th>GLC</th>
<th>SEG</th>
<th>LDS</th>
<th>DLC</th>
<th>OFFSET</th>
<th>ADDR</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDST</td>
<td>63</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SADDR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DATA</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADDR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

where:

- GLC = Global coherency.
- SLC = System level coherency.
- OP = Instruction Opcode.
- ADDR = Source of flat address VGPR.
- DATA = Source data.
- VDST = Destination VGPR.
- SADDR = SGPR holding address or offset
- SEG = Instruction type: Flat, Scratch, or Global
- LDS = Data is transferred between LDS and Memory, not VGPRs.
- OFFSET = Immediate address byte-offset.

12.18.1. Flat Instructions

Flat instructions look at the per-workitem address and determine for each work item if the target memory address is in global, private or scratch memory.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>FLAT_LOAD_UBYTE</td>
<td>Untyped buffer load unsigned byte (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>9</td>
<td>FLAT_LOAD_SBYTE</td>
<td>Untyped buffer load signed byte (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>10</td>
<td>FLAT_LOAD_USHORT</td>
<td>Untyped buffer load unsigned short (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>11</td>
<td>FLAT_LOAD_SSHORT</td>
<td>Untyped buffer load signed short (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>12</td>
<td>FLAT_LOAD_DWORD</td>
<td>Untyped buffer load dword.</td>
</tr>
<tr>
<td>13</td>
<td>FLAT_LOAD_DWORDX2</td>
<td>Untyped buffer load 2 dwords.</td>
</tr>
<tr>
<td>14</td>
<td>FLAT_LOAD_DWORDX4</td>
<td>Untyped buffer load 4 dwords.</td>
</tr>
<tr>
<td>15</td>
<td>FLAT_LOAD_DWORDX3</td>
<td>Untyped buffer load 3 dwords.</td>
</tr>
<tr>
<td>24</td>
<td>FLAT_STORE_BYTE</td>
<td>Untyped buffer store byte. Stores S0[7:0].</td>
</tr>
</tbody>
</table>
### RDNA 2 Instruction Set Architecture

**12.18. FLAT, Scratch and Global Instructions**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>FLAT_STORE_BYTE_D16_HI</td>
<td>Untyped buffer store byte. Stores S0[23:16].</td>
</tr>
<tr>
<td>26</td>
<td>FLAT_STORE_SHORT</td>
<td>Untyped buffer store short. Stores S0[15:0].</td>
</tr>
<tr>
<td>27</td>
<td>FLAT_STORE_SHORT_D16_HI</td>
<td>Untyped buffer store short. Stores S0[31:16].</td>
</tr>
<tr>
<td>28</td>
<td>FLAT_STORE_DWORD</td>
<td>Untyped buffer store dword.</td>
</tr>
<tr>
<td>29</td>
<td>FLAT_STORE_DWORDX2</td>
<td>Untyped buffer store 2 dwords.</td>
</tr>
<tr>
<td>30</td>
<td>FLAT_STORE_DWORDX4</td>
<td>Untyped buffer store 4 dwords.</td>
</tr>
<tr>
<td>31</td>
<td>FLAT_STORE_DWORDX3</td>
<td>Untyped buffer store 3 dwords.</td>
</tr>
<tr>
<td>32</td>
<td>FLAT_LOAD_UBYTE_D16</td>
<td>D0[15:0] = {8'h0, MEM[ADDR]}. Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>33</td>
<td>FLAT_LOAD_UBYTE_D16_HI</td>
<td>D0[31:16] = {8'h0, MEM[ADDR]}. Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>34</td>
<td>FLAT_LOAD_SBYTE_D16</td>
<td>D0[15:0] = signext(MEM[ADDR]). Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>35</td>
<td>FLAT_LOAD_SBYTE_D16_HI</td>
<td>D0[31:16] = signext(MEM[ADDR]). Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>36</td>
<td>FLAT_LOAD_SHORT_D16</td>
<td>D0[15:0] = MEM[ADDR]. Untyped buffer load short.</td>
</tr>
<tr>
<td>37</td>
<td>FLAT_LOAD_SHORT_D16_HI</td>
<td>D0[31:16] = MEM[ADDR]. Untyped buffer load short.</td>
</tr>
<tr>
<td>48</td>
<td>FLAT_ATOMIC_SWAP</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>49</td>
<td>FLAT_ATOMIC_CMPSWAP</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>50</td>
<td>FLAT_ATOMIC_ADD</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] += DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>51</td>
<td>FLAT_ATOMIC_SUB</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] -= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>53</td>
<td>FLAT_ATOMIC_SMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| 54     | FLAT_ATOMIC_UMIN  | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] = (DATA < tmp) ? DATA : tmp; // unsigned compare  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 55     | FLAT_ATOMIC_SMAX  | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] = (DATA > tmp) ? DATA : tmp; // signed compare  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 56     | FLAT_ATOMIC_UMAX  | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] = (DATA > tmp) ? DATA : tmp; // unsigned compare  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 57     | FLAT_ATOMIC_AND   | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] &= DATA;  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 58     | FLAT_ATOMIC_OR    | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] |= DATA;  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 59     | FLAT_ATOMIC_XOR   | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] ^= DATA;  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 60     | FLAT_ATOMIC_INC   | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] = (tmp >= DATA) ? 0 : tmp + 1; // unsigned compare  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 61     | FLAT_ATOMIC_DEC   | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | MEM[ADDR] = (tmp == 0 || tmp > DATA) ? DATA : tmp - 1; // unsigned compare  
|        |                   | RETURN_DATA = tmp.                                                                                                                                                                                                 |
| 62     | FLAT_ATOMIC_FCMPSWAP | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | src = DATA[0];  
|        |                   | cmp = DATA[1];  
|        |                   | MEM[ADDR] = (tmp == cmp) ? src : tmp;  
|        |                   | RETURN_DATA[0] = tmp.  
|        |                   | Floating-point compare swap (handles NaN/INF/denorm).                                                                                                                                                                                                 |
| 63     | FLAT_ATOMIC_FMIN  | // 32bit  
|        |                   | tmp = MEM[ADDR];  
|        |                   | src = DATA[0];  
|        |                   | MEM[ADDR] = (src < tmp) ? src : tmp;  
|        |                   | RETURN_DATA[0] = tmp.  
<p>|        |                   | Floating-point compare (handles NaN/INF/denorm).                                                                                                                                                                                                 |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>64</td>
<td>FLAT_ATOMIC_FMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &gt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>80</td>
<td>FLAT_ATOMIC_SWAP_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>81</td>
<td>FLAT_ATOMIC_CMPSWAP_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[2:3];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>82</td>
<td>FLAT_ATOMIC_ADD_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] += DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>83</td>
<td>FLAT_ATOMIC_SUB_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] -= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>85</td>
<td>FLAT_ATOMIC_SMIN_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &lt; tmp) ? DATA[0:1] : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>86</td>
<td>FLAT_ATOMIC_UMIN_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &lt; tmp) ? DATA[0:1] : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>87</td>
<td>FLAT_ATOMIC_SMAX_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &gt; tmp) ? DATA[0:1] : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>88</td>
<td>FLAT_ATOMIC_UMAX_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA[0:1] &gt; tmp) ? DATA[0:1] : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>89</td>
<td>FLAT_ATOMIC_AND_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] &amp;= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>90</td>
<td>FLAT_ATOMIC_OR_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>91</td>
<td>FLAT_ATOMIC_XOR_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] ^= DATA[0:1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>92</td>
<td>FLAT_ATOMIC_INC_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp &gt;= DATA[0:1]) ? 0 : tmp + 1; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>93</td>
<td>FLAT_ATOMIC_DEC_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>94</td>
<td>FLAT_ATOMIC_FCMPSWAP_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare swap (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>95</td>
<td>FLAT_ATOMIC_FMIN_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &lt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>96</td>
<td>FLAT_ATOMIC_FMAX_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &gt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
</tbody>
</table>

### 12.18.2. Scratch Instructions

Scratch instructions are like Flat, but assume all workitem addresses fall in scratch (private) space.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>SCRATCH_LOAD_UBYTE</td>
<td>Untyped buffer load unsigned byte (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>9</td>
<td>SCRATCH_LOAD_SBYTE</td>
<td>Untyped buffer load signed byte (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>10</td>
<td>SCRATCH_LOAD_USHORT</td>
<td>Untyped buffer load unsigned short (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>11</td>
<td>SCRATCH_LOAD_SSHORT</td>
<td>Untyped buffer load signed short (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>12</td>
<td>SCRATCH_LOAD_DWORD</td>
<td>Untyped buffer load dword.</td>
</tr>
<tr>
<td>13</td>
<td>SCRATCH_LOAD_DWORDX2</td>
<td>Untyped buffer load 2 dwords.</td>
</tr>
<tr>
<td>14</td>
<td>SCRATCH_LOAD_DWORDX4</td>
<td>Untyped buffer load 4 dwords.</td>
</tr>
<tr>
<td>15</td>
<td>SCRATCH_LOAD_DWORDX3</td>
<td>Untyped buffer load 3 dwords.</td>
</tr>
<tr>
<td>24</td>
<td>SCRATCH_STORE_BYTE</td>
<td>Untyped buffer store byte. Stores S0[7:0].</td>
</tr>
<tr>
<td>25</td>
<td>SCRATCH_STORE_BYTE_D16_HI</td>
<td>Untyped buffer store byte. Stores S0[23:16].</td>
</tr>
<tr>
<td>26</td>
<td>SCRATCH_STORE_SHORT</td>
<td>Untyped buffer store short. Stores S0[15:0].</td>
</tr>
<tr>
<td>27</td>
<td>SCRATCH_STORE_SHORT_D16_HI</td>
<td>Untyped buffer store short. Stores S0[31:16].</td>
</tr>
<tr>
<td>28</td>
<td>SCRATCH_STORE_DWORD</td>
<td>Untyped buffer store dword.</td>
</tr>
<tr>
<td>29</td>
<td>SCRATCH_STORE_DWORDX2</td>
<td>Untyped buffer store 2 dwords.</td>
</tr>
<tr>
<td>30</td>
<td>SCRATCH_STORE_DWORDX4</td>
<td>Untyped buffer store 4 dwords.</td>
</tr>
<tr>
<td>31</td>
<td>SCRATCH_STORE_DWORDX3</td>
<td>Untyped buffer store 3 dwords.</td>
</tr>
<tr>
<td>32</td>
<td>SCRATCH_LOAD_UBYTE_D16</td>
<td>D0[15:0] = {8'h0, MEM[ADDR]}.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>33</td>
<td>SCRATCH_LOAD_UBYTE_D16_HI</td>
<td>D0[31:16] = {8'h0, MEM[ADDR]}.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>34</td>
<td>SCRATCH_LOAD_SBYTE_D16</td>
<td>D0[15:0] = signext(MEM[ADDR]).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>35</td>
<td>SCRATCH_LOAD_SBYTE_D16_HI</td>
<td>D0[31:16] = signext(MEM[ADDR]).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>36</td>
<td>SCRATCH_LOAD_SHORT_D16</td>
<td>D0[15:0] = MEM[ADDR].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load short.</td>
</tr>
<tr>
<td>37</td>
<td>SCRATCH_LOAD_SHORT_D16_HI</td>
<td>D0[31:16] = MEM[ADDR].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load short.</td>
</tr>
</tbody>
</table>

**12.18.3. Global Instructions**

Global instructions are like Flat, but assume all workitem addresses fall in global memory space.
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>GLOBAL_LOAD_UBYTE</td>
<td>Untyped buffer load unsigned byte (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>9</td>
<td>GLOBAL_LOAD_SBYTE</td>
<td>Untyped buffer load signed byte (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>10</td>
<td>GLOBAL_LOAD_USHORT</td>
<td>Untyped buffer load unsigned short (zero extend to VGPR destination).</td>
</tr>
<tr>
<td>11</td>
<td>GLOBAL_LOAD_SSHORT</td>
<td>Untyped buffer load signed short (sign extend to VGPR destination).</td>
</tr>
<tr>
<td>12</td>
<td>GLOBAL_LOAD_DWORD</td>
<td>Untyped buffer load dword.</td>
</tr>
<tr>
<td>13</td>
<td>GLOBAL_LOAD_DWORDX2</td>
<td>Untyped buffer load 2 dwords.</td>
</tr>
<tr>
<td>14</td>
<td>GLOBAL_LOAD_DWORDX4</td>
<td>Untyped buffer load 4 dwords.</td>
</tr>
<tr>
<td>15</td>
<td>GLOBAL_LOAD_DWORDX3</td>
<td>Untyped buffer load 3 dwords.</td>
</tr>
<tr>
<td>22</td>
<td>GLOBAL_LOAD_DWORD_ADDTID</td>
<td>Untyped buffer load dword. No VGPR address is supplied in this instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TID is added to the address as shown below:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>memory_Addr = sgpr_addr(64) + inst_offset(12) + tid*4</td>
</tr>
<tr>
<td>23</td>
<td>GLOBAL_STORE_DWORD_ADDTID</td>
<td>Untyped buffer store dword. No VGPR address is supplied in this instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TID is added to the address as shown below:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>memory_Addr = sgpr_addr(64) + inst_offset(12) + tid*4</td>
</tr>
<tr>
<td>24</td>
<td>GLOBAL_STORE_BYTE</td>
<td>Untyped buffer store byte. Stores S0[7:0].</td>
</tr>
<tr>
<td>25</td>
<td>GLOBAL_STORE_BYTE_D16_HI</td>
<td>Untyped buffer store byte. Stores S0[23:16].</td>
</tr>
<tr>
<td>26</td>
<td>GLOBAL_STORE_SHORT</td>
<td>Untyped buffer store short. Stores S0[15:0].</td>
</tr>
<tr>
<td>27</td>
<td>GLOBAL_STORE_SHORT_D16_HI</td>
<td>Untyped buffer store short. Stores S0[31:16].</td>
</tr>
<tr>
<td>28</td>
<td>GLOBAL_STORE_DWORD</td>
<td>Untyped buffer store dword.</td>
</tr>
<tr>
<td>29</td>
<td>GLOBAL_STORE_DWORDX2</td>
<td>Untyped buffer store 2 dwords.</td>
</tr>
<tr>
<td>30</td>
<td>GLOBAL_STORE_DWORDX4</td>
<td>Untyped buffer store 4 dwords.</td>
</tr>
<tr>
<td>31</td>
<td>GLOBAL_STORE_DWORDX3</td>
<td>Untyped buffer store 3 dwords.</td>
</tr>
<tr>
<td>32</td>
<td>GLOBAL_LOAD_UBYTE_D16</td>
<td>D0[15:0] = {8'h0, MEM[ADDR]}.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>33</td>
<td>GLOBAL_LOAD_UBYTE_D16_HI</td>
<td>D0[31:16] = {8'h0, MEM[ADDR]}.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load unsigned byte.</td>
</tr>
<tr>
<td>34</td>
<td>GLOBAL_LOAD_SBYTE_D16</td>
<td>D0[15:8] = signext(MEM[ADDR]).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>35</td>
<td>GLOBAL_LOAD_SBYTE_D16_HI</td>
<td>D0[31:16] = signext(MEM[ADDR]).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load signed byte.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>36</td>
<td>GLOBAL_LOAD_SHORT_D16</td>
<td>D0[15:0] = MEM[ADDR].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load short.</td>
</tr>
<tr>
<td>37</td>
<td>GLOBAL_LOAD_SHORT_D16_HI</td>
<td>D0[31:16] = MEM[ADDR].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Untyped buffer load short.</td>
</tr>
<tr>
<td>48</td>
<td>GLOBAL_ATOMIC_SWAP</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>49</td>
<td>GLOBAL_ATOMIC_CMPSWAP</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td>50</td>
<td>GLOBAL_ATOMIC_ADD</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] += DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>51</td>
<td>GLOBAL_ATOMIC_SUB</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] -= DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>52</td>
<td>GLOBAL_ATOMIC_CSUB</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>old_value = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if old_value &lt; DATA then</td>
</tr>
<tr>
<td></td>
<td></td>
<td>new_value = 0;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>else</td>
</tr>
<tr>
<td></td>
<td></td>
<td>new_value = old_value - DATA;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>endif;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[addr] = new_value;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = old_value.</td>
</tr>
<tr>
<td>53</td>
<td>GLOBAL_ATOMIC_SMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>54</td>
<td>GLOBAL_ATOMIC_UMIN</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &lt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>55</td>
<td>GLOBAL_ATOMIC_SMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // signed compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>56</td>
<td>GLOBAL_ATOMIC_UMAX</td>
<td>// 32bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (DATA &gt; tmp) ? DATA : tmp; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA = tmp.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 57     | GLOBAL_ATOMIC_AND | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | MEM[ADDR] &= DATA;
        |                    | RETURN_DATA = tmp. |
| 58     | GLOBAL_ATOMIC_OR  | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | MEM[ADDR] |= DATA;
        |                    | RETURN_DATA = tmp. |
| 59     | GLOBAL_ATOMIC_XOR | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | MEM[ADDR] ^= DATA;
        |                    | RETURN_DATA = tmp. |
| 60     | GLOBAL_ATOMIC_INC | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | MEM[ADDR] = (tmp >= DATA) ? 0 : tmp + 1; // unsigned compare
        |                    | RETURN_DATA = tmp. |
| 61     | GLOBAL_ATOMIC_DEC | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | MEM[ADDR] = (tmp == 0 || tmp > DATA) ? DATA : tmp - 1; // unsigned compare
        |                    | RETURN_DATA = tmp. |
| 62     | GLOBAL_ATOMIC_FCMPSWAP | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | src = DATA[0];
        |                    | cmp = DATA[1];
        |                    | MEM[ADDR] = (tmp == cmp) ? src : tmp;
        |                    | RETURN_DATA[0] = tmp. 
        |                    | Floating-point compare swap (handles NaN/INF/denorm). |
| 63     | GLOBAL_ATOMIC_FMIN | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | src = DATA[0];
        |                    | MEM[ADDR] = (src < tmp) ? src : tmp;
        |                    | RETURN_DATA[0] = tmp. 
        |                    | Floating-point compare (handles NaN/INF/denorm). |
| 64     | GLOBAL_ATOMIC_FMAX | // 32bit
        |                    | tmp = MEM[ADDR];
        |                    | src = DATA[0];
        |                    | MEM[ADDR] = (src > tmp) ? src : tmp;
        |                    | RETURN_DATA[0] = tmp. 
        |                    | Floating-point compare (handles NaN/INF/denorm). |
| 80     | GLOBAL_ATOMIC_SWAP_X2 | // 64bit
        |                    | tmp = MEM[ADDR];
        |                    | MEM[ADDR] = DATA[0:1];
<pre><code>    |                    | RETURN_DATA[0:1] = tmp. |
</code></pre>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
</table>
| 81     | GLOBAL_ATOMIC_CMPSWAP_X2 | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | src = DATA[0:1];  
|        |      | cmp = DATA[2:3];  
|        |      | MEM[ADDR] = (tmp == cmp) ? src : tmp;  
|        |      | RETURN_DATA[0:1] = tmp. |
| 82     | GLOBAL_ATOMIC_ADD_X2   | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] += DATA[0:1];  
|        |      | RETURN_DATA[0:1] = tmp. |
| 83     | GLOBAL_ATOMIC_SUB_X2   | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] -= DATA[0:1];  
|        |      | RETURN_DATA[0:1] = tmp. |
| 85     | GLOBAL_ATOMIC_SMIN_X2  | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] = (DATA[0:1] < tmp) ? DATA[0:1] : tmp; // signed compare  
|        |      | RETURN_DATA[0:1] = tmp. |
| 86     | GLOBAL_ATOMIC_UMIN_X2  | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] = (DATA[0:1] < tmp) ? DATA[0:1] : tmp; // unsigned compare  
|        |      | RETURN_DATA[0:1] = tmp. |
| 87     | GLOBAL_ATOMIC_SMAX_X2  | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] = (DATA[0:1] > tmp) ? DATA[0:1] : tmp; // signed compare  
|        |      | RETURN_DATA[0:1] = tmp. |
| 88     | GLOBAL_ATOMIC_UMAX_X2  | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] = (DATA[0:1] > tmp) ? DATA[0:1] : tmp; // unsigned compare  
|        |      | RETURN_DATA[0:1] = tmp. |
| 89     | GLOBAL_ATOMIC_AND_X2   | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] &= DATA[0:1];  
|        |      | RETURN_DATA[0:1] = tmp. |
| 90     | GLOBAL_ATOMIC_OR_X2    | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] |= DATA[0:1];  
|        |      | RETURN_DATA[0:1] = tmp. |
| 91     | GLOBAL_ATOMIC_XOR_X2   | // 64bit  
|        |      | tmp = MEM[ADDR];  
|        |      | MEM[ADDR] ^= DATA[0:1];  
<p>|        |      | RETURN_DATA[0:1] = tmp. |</p>
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>92</td>
<td>GLOBAL_ATOMIC_INC_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp &gt;= DATA[0:1]) ? 0 : tmp + 1; // unsigned compare</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>93</td>
<td>GLOBAL_ATOMIC_DEC_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0:1] = tmp.</td>
</tr>
<tr>
<td>94</td>
<td>GLOBAL_ATOMIC_FCMPSWAP_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>cmp = DATA[1];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (tmp == cmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare swap (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>95</td>
<td>GLOBAL_ATOMIC_FMIN_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &lt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
<tr>
<td>96</td>
<td>GLOBAL_ATOMIC_FMAX_X2</td>
<td>// 64bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>tmp = MEM[ADDR];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>src = DATA[0];</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MEM[ADDR] = (src &gt; tmp) ? src : tmp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RETURN_DATA[0] = tmp.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Floating-point compare (handles NaN/INF/denorm).</td>
</tr>
</tbody>
</table>

### 12.19. Instruction Limitations

#### 12.19.1. DPP

The following instructions cannot use DPP:

- V_FMAMK_F32
- V_FMAAK_F32
- V_FMAMK_F16
- V_FMAAK_F16
- V_READFIRSTLANE_B32
- V_CVT_I32_F64
- V_CVT_F64_I32
• V_CVT_F32_F64
• V_CVT_F64_F32
• V_CVT_U32_F64
• V_CVT_F64_U32
• V_TRUNC_F64
• V_CEIL_F64
• V_RNDNE_F64
• V_FLOOR_F64
• V_RCP_F64
• V_RSQ_F64
• V_SQRT_F64
• V_FREXP_EXP_I32_F64
• V_FREXP_MANT_F64
• V_FRACT_F64
• V_CLREXCP
• V_SWAP_B32
• V_CMP_CLASS_F64
• V_CMPX_CLASS_F64
• V_CMP_*_F64
• V_CMPX_*_F64
• V_CMP_*_I64
• V_CMP_*_U64
• V_CMPX_*_I64
• V_CMPX_*_U64

12.19.2. SDWA

The following instructions cannot use SDWA:

• V_FMAC_F32
• V_FMAMK_F32
• V_FMAAK_F32
• V_FMAC_F16
• V_FMAMK_F16
• V_FMAAK_F16
• V_READFIRSTLANE_B32
• V_CLREXCP
• V_SWAP_B32
Chapter 13. Microcode Formats

This section specifies the microcode formats. The definitions can be used to simplify compilation by providing standard templates and enumeration names for the various instruction formats.

Endian Order - The RDNA architecture addresses memory and registers using little-endian byte-ordering and bit-ordering. Multi-byte values are stored with their least-significant (low-order) byte (LSB) at the lowest byte address, and they are illustrated with their LSB at the right side. Byte values are stored with their least-significant (low-order) bit (lsb) at the lowest bit address, and they are illustrated with their lsb at the right side.

The table below summarizes the microcode formats and their widths. The sections that follow provide details.

Table 62. Summary of Microcode Formats

<table>
<thead>
<tr>
<th>Microcode Formats</th>
<th>Reference</th>
<th>Width (bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Scalar ALU and Control Formats</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SOP2</td>
<td>SOP2</td>
<td>32</td>
</tr>
<tr>
<td>SOP1</td>
<td>SOP1</td>
<td></td>
</tr>
<tr>
<td>SOPK</td>
<td>SOPK</td>
<td></td>
</tr>
<tr>
<td>SOPP</td>
<td>SOPP</td>
<td></td>
</tr>
<tr>
<td>SOPC</td>
<td>SOPC</td>
<td></td>
</tr>
<tr>
<td><strong>Scalar Memory Format</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SMEM</td>
<td>SMEM</td>
<td>64</td>
</tr>
<tr>
<td><strong>Vector ALU Format</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOP1</td>
<td>VOP1</td>
<td>32</td>
</tr>
<tr>
<td>VOP2</td>
<td>VOP2</td>
<td>32</td>
</tr>
<tr>
<td>VOPC</td>
<td>VOPC</td>
<td>32</td>
</tr>
<tr>
<td>VOP3A</td>
<td>VOP3A</td>
<td>64</td>
</tr>
<tr>
<td>VOP3B</td>
<td>VOP3B</td>
<td>64</td>
</tr>
<tr>
<td>VOP3P</td>
<td>VOP3P</td>
<td>64</td>
</tr>
<tr>
<td>DPP</td>
<td>DPP</td>
<td>32</td>
</tr>
<tr>
<td>SDWA</td>
<td>VOP2</td>
<td>32</td>
</tr>
<tr>
<td><strong>Vector Parameter Interpolation Format</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VINTRP</td>
<td>VINTRP</td>
<td>32</td>
</tr>
<tr>
<td><strong>LDS/GDS Format</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DS</td>
<td>DS</td>
<td>64</td>
</tr>
<tr>
<td><strong>Vector Memory Buffer Formats</strong></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Microcode Formats

<table>
<thead>
<tr>
<th>Microcode Formats</th>
<th>Reference</th>
<th>Width (bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MTBUF</td>
<td>MTBUF</td>
<td>64</td>
</tr>
<tr>
<td>MUBUF</td>
<td>MUBUF</td>
<td>64</td>
</tr>
</tbody>
</table>

**Vector Memory Image Format**

<table>
<thead>
<tr>
<th>Vector Memory Image Format</th>
<th>Reference</th>
<th>Width (bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIMG</td>
<td>MIMG</td>
<td>64</td>
</tr>
</tbody>
</table>

**Export Format**

<table>
<thead>
<tr>
<th>Export Format</th>
<th>Reference</th>
<th>Width (bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXP</td>
<td>EXP</td>
<td>64</td>
</tr>
</tbody>
</table>

**Flat Formats**

<table>
<thead>
<tr>
<th>Flat Formats</th>
<th>Reference</th>
<th>Width (bits)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLAT</td>
<td>FLAT</td>
<td>64</td>
</tr>
<tr>
<td>GLOBAL</td>
<td>GLOBAL</td>
<td>64</td>
</tr>
<tr>
<td>SCRATCH</td>
<td>SCRATCH</td>
<td>64</td>
</tr>
</tbody>
</table>

The field-definition tables that accompany the descriptions in the sections below use the following notation.

- **int(2)** - A two-bit field that specifies an unsigned integer value.
- **enum(7)** - A seven-bit field that specifies an enumerated set of values (in this case, a set of up to 27 values). The number of valid values can be less than the maximum.

The default value of all fields is zero. Any bitfield not identified is assumed to be reserved.

### Instruction Suffixes

Most instructions include a suffix which indicates the data type the instruction handles. This suffix may also include a number which indicates the size of the data.

For example: "F32" indicates "32-bit floating point data", or "B16" is "16-bit binary data".

- B = binary
- F = floating point
- U = unsigned integer
- S = signed integer

When more than one data-type specifier occurs in an instruction, the last one is the result type and size, and the earlier one(s) is/are input data type and size.

### 13.1. Scalar ALU and Control Formats
### 13.1.1. SOP2

Scalar format with Two inputs, one output

![SOP2 format diagram]

**Format**  
SOP2

**Description**  
This is a scalar instruction with two inputs and one output. Can be followed by a 32-bit literal constant.

#### Table 63. SOP2 Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSRC0</td>
<td>7:0</td>
<td>Source 0. First operand for the instruction.</td>
</tr>
<tr>
<td></td>
<td>0 - 105</td>
<td>SGPR0 to SGPR105: Scalar general-purpose registers.</td>
</tr>
<tr>
<td></td>
<td>106</td>
<td>VCC_LO: vcc[31:0].</td>
</tr>
<tr>
<td></td>
<td>107</td>
<td>VCC_HI: vcc[63:32].</td>
</tr>
<tr>
<td></td>
<td>108-123</td>
<td>TTMP0 - TTMP15: Trap handler temporary register.</td>
</tr>
<tr>
<td></td>
<td>124</td>
<td>M0. Memory register 0.</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>NULL</td>
</tr>
<tr>
<td></td>
<td>126</td>
<td>EXEC_LO: exec[31:0].</td>
</tr>
<tr>
<td></td>
<td>127</td>
<td>EXEC_HI: exec[63:32].</td>
</tr>
<tr>
<td></td>
<td>128</td>
<td>0.</td>
</tr>
<tr>
<td></td>
<td>129-192</td>
<td>Signed integer 1 to 64.</td>
</tr>
<tr>
<td></td>
<td>193-208</td>
<td>Signed integer -1 to -16.</td>
</tr>
<tr>
<td></td>
<td>209-234</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>235</td>
<td>SHARED_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>236</td>
<td>SHARED_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>237</td>
<td>PRIVATE_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>238</td>
<td>PRIVATE_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>239</td>
<td>POPS_EXITING_WAVE_ID.</td>
</tr>
<tr>
<td></td>
<td>240</td>
<td>0.5.</td>
</tr>
<tr>
<td></td>
<td>241</td>
<td>-0.5.</td>
</tr>
<tr>
<td></td>
<td>242</td>
<td>1.0.</td>
</tr>
<tr>
<td></td>
<td>243</td>
<td>-1.0.</td>
</tr>
<tr>
<td></td>
<td>244</td>
<td>2.0.</td>
</tr>
<tr>
<td></td>
<td>245</td>
<td>-2.0.</td>
</tr>
<tr>
<td></td>
<td>246</td>
<td>4.0.</td>
</tr>
<tr>
<td></td>
<td>247</td>
<td>-4.0.</td>
</tr>
<tr>
<td></td>
<td>248</td>
<td>1/(2*PI).</td>
</tr>
<tr>
<td></td>
<td>249-250</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>251</td>
<td>VCCZ.</td>
</tr>
<tr>
<td></td>
<td>252</td>
<td>EXECZ.</td>
</tr>
<tr>
<td></td>
<td>253</td>
<td>SCC.</td>
</tr>
<tr>
<td></td>
<td>254</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>255</td>
<td>Literal constant.</td>
</tr>
<tr>
<td>SSRC1</td>
<td>15:8</td>
<td>Second scalar source operand.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Same codes as SSRC0, above.</td>
</tr>
</tbody>
</table>
### Field Name | Bits | Format or Description
--- | --- | ---
SDST | [22:16] | Scalar destination. Same codes as SSRC0, above except only codes 0-127 are valid.
ENCODING | [31:30] | 10

#### Table 64. SOP2 Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_ADD_U32</td>
<td>28</td>
<td>S_XNOR_B32</td>
</tr>
<tr>
<td>1</td>
<td>S_SUB_U32</td>
<td>29</td>
<td>S_XNOR_B64</td>
</tr>
<tr>
<td>2</td>
<td>S_ADD_I32</td>
<td>30</td>
<td>S_LSHL_B32</td>
</tr>
<tr>
<td>3</td>
<td>S_SUB_I32</td>
<td>31</td>
<td>S_LSHL_B64</td>
</tr>
<tr>
<td>4</td>
<td>S_ADDC_U32</td>
<td>32</td>
<td>S_LSHR_B32</td>
</tr>
<tr>
<td>5</td>
<td>S_SUBB_U32</td>
<td>33</td>
<td>S_LSHR_B64</td>
</tr>
<tr>
<td>6</td>
<td>S_MIN_I32</td>
<td>34</td>
<td>S_ASHR_I32</td>
</tr>
<tr>
<td>7</td>
<td>S_MIN_U32</td>
<td>35</td>
<td>S_ASHR_I64</td>
</tr>
<tr>
<td>8</td>
<td>S_MAX_I32</td>
<td>36</td>
<td>S_BFM_B32</td>
</tr>
<tr>
<td>9</td>
<td>S_MAX_U32</td>
<td>37</td>
<td>S_BFM_B64</td>
</tr>
<tr>
<td>10</td>
<td>S_CSELECT_B32</td>
<td>38</td>
<td>S_MUL_I32</td>
</tr>
<tr>
<td>11</td>
<td>S_CSELECT_B64</td>
<td>39</td>
<td>S_BFE_U32</td>
</tr>
<tr>
<td>14</td>
<td>S_AND_B32</td>
<td>40</td>
<td>S_BFE_I32</td>
</tr>
<tr>
<td>15</td>
<td>S_AND_B64</td>
<td>41</td>
<td>S_BFE_U64</td>
</tr>
<tr>
<td>16</td>
<td>S_OR_B32</td>
<td>42</td>
<td>S_BFE_I64</td>
</tr>
<tr>
<td>17</td>
<td>S_OR_B64</td>
<td>44</td>
<td>S_ABSDIFF_I32</td>
</tr>
<tr>
<td>18</td>
<td>S_XOR_B32</td>
<td>46</td>
<td>S_LSHL1_ADD_U32</td>
</tr>
<tr>
<td>19</td>
<td>S_XOR_B64</td>
<td>47</td>
<td>S_LSHL2_ADD_U32</td>
</tr>
<tr>
<td>20</td>
<td>S_ANDN2_B32</td>
<td>48</td>
<td>S_LSHL3_ADD_U32</td>
</tr>
<tr>
<td>21</td>
<td>S_ANDN2_B64</td>
<td>49</td>
<td>S_LSHL4_ADD_U32</td>
</tr>
<tr>
<td>22</td>
<td>S_ORN2_B32</td>
<td>50</td>
<td>S_PACK_LL_B32_B16</td>
</tr>
<tr>
<td>23</td>
<td>S_ORN2_B64</td>
<td>51</td>
<td>S_PACK_LH_B32_B16</td>
</tr>
<tr>
<td>24</td>
<td>S_NAND_B32</td>
<td>52</td>
<td>S_PACK_HH_B32_B16</td>
</tr>
<tr>
<td>25</td>
<td>S_NAND_B64</td>
<td>53</td>
<td>S_MUL_HI_U32</td>
</tr>
<tr>
<td>26</td>
<td>S_NOR_B32</td>
<td>54</td>
<td>S_MUL_HI_I32</td>
</tr>
<tr>
<td>27</td>
<td>S_NOR_B64</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
13.1.2. SOPK

**Format**  
SOPK

**Description**  
This is a scalar instruction with one 16-bit signed immediate (SIMM16) input and a single destination. Instructions which take 2 inputs use the destination as the second input.

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIMM16</td>
<td>[15:0]</td>
<td>Signed immediate 16-bit value.</td>
</tr>
<tr>
<td>SDST</td>
<td>[22:16]</td>
<td>Scalar destination, and can provide second source operand.</td>
</tr>
<tr>
<td></td>
<td>0 - 105</td>
<td>SGPR0 to SGPR105: Scalar general-purpose registers.</td>
</tr>
<tr>
<td></td>
<td>106</td>
<td>VCC_LO: vcc[31:0].</td>
</tr>
<tr>
<td></td>
<td>107</td>
<td>VCC_HI: vcc[63:32].</td>
</tr>
<tr>
<td></td>
<td>108-123</td>
<td>TTMP0 - TTMP15: Trap handler temporary register.</td>
</tr>
<tr>
<td></td>
<td>124</td>
<td>M0. Memory register 0.</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>NULL</td>
</tr>
<tr>
<td></td>
<td>126</td>
<td>EXEC_LO: exec[31:0].</td>
</tr>
<tr>
<td></td>
<td>127</td>
<td>EXEC_HI: exec[63:32].</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:28]</td>
<td>1011</td>
</tr>
</tbody>
</table>

**Table 65. SOPK Fields**

**Table 66. SOPK Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_MOVK_I32</td>
<td>14</td>
<td>S_CMPK_LE_U32</td>
</tr>
<tr>
<td>1</td>
<td>S_VERSION</td>
<td>15</td>
<td>S_ADDK_I32</td>
</tr>
<tr>
<td>2</td>
<td>S_CMOVK_I32</td>
<td>16</td>
<td>S_MULK_I32</td>
</tr>
<tr>
<td>3</td>
<td>S_CMPK_EQ_I32</td>
<td>18</td>
<td>S_GETREG_B32</td>
</tr>
<tr>
<td>4</td>
<td>S_CMPK_GT_I32</td>
<td>19</td>
<td>S_SETREG_B32</td>
</tr>
<tr>
<td>5</td>
<td>S_CMPK_LG_I32</td>
<td>21</td>
<td>S_SETREG_IMM32_B32</td>
</tr>
<tr>
<td>6</td>
<td>S_CMPK_GE_I32</td>
<td>22</td>
<td>S_CALL_B64</td>
</tr>
<tr>
<td>7</td>
<td>S_CMPK_LT_I32</td>
<td>23</td>
<td>S_WAITCNT_VSCNT</td>
</tr>
<tr>
<td>8</td>
<td>S_CMPK_LE_I32</td>
<td>24</td>
<td>S_WAITCNT_VMCNT</td>
</tr>
<tr>
<td>9</td>
<td>S_CMPK_EQ_U32</td>
<td>25</td>
<td>S_WAITCNT_EXPCNT</td>
</tr>
<tr>
<td>10</td>
<td>S_CMPK_LG_U32</td>
<td>26</td>
<td>S_WAITCNT_LGMCNT</td>
</tr>
<tr>
<td>11</td>
<td>S_CMPK_GT_U32</td>
<td>27</td>
<td>S_SUBVECTOR_LOOP_BEGIN</td>
</tr>
</tbody>
</table>
### 13.1.3. SOP1

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Name</th>
<th>Opcode</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>S_CMPK_GE_U32</td>
<td>28</td>
<td>S_SUBVECTOR_LOOP_END</td>
</tr>
<tr>
<td>13</td>
<td>S_CMPK_LT_U32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Format

SOP1

#### Description

This is a scalar instruction with two inputs and one output. Can be followed by a 32-bit literal constant.

*Table 67. SOP1 Fields*
<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSRC0</td>
<td>[7:0]</td>
<td>Source 0. First operand for the instruction.</td>
</tr>
<tr>
<td></td>
<td>0 - 105</td>
<td>SGPR0 to SGPR105: Scalar general-purpose registers.</td>
</tr>
<tr>
<td></td>
<td>106</td>
<td>VCC_LO: vcc[31:0].</td>
</tr>
<tr>
<td></td>
<td>107</td>
<td>VCC_HI: vcc[63:32].</td>
</tr>
<tr>
<td></td>
<td>108-123</td>
<td>TTMP0 - TTMP15: Trap handler temporary register.</td>
</tr>
<tr>
<td></td>
<td>124</td>
<td>M0. Memory register 0.</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>NULL</td>
</tr>
<tr>
<td></td>
<td>126</td>
<td>EXEC_LO: exec[31:0].</td>
</tr>
<tr>
<td></td>
<td>127</td>
<td>EXEC_HI: exec[63:32].</td>
</tr>
<tr>
<td></td>
<td>128</td>
<td>0.</td>
</tr>
<tr>
<td></td>
<td>129-192</td>
<td>Signed integer 1 to 64.</td>
</tr>
<tr>
<td></td>
<td>193-208</td>
<td>Signed integer -1 to -16.</td>
</tr>
<tr>
<td></td>
<td>209-234</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>235</td>
<td>SHARED_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>236</td>
<td>SHARED_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>237</td>
<td>PRIVATE_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>238</td>
<td>PRIVATE_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>239</td>
<td>POPS_EXITING_WAVE_ID.</td>
</tr>
<tr>
<td></td>
<td>240</td>
<td>0.5.</td>
</tr>
<tr>
<td></td>
<td>241</td>
<td>-0.5.</td>
</tr>
<tr>
<td></td>
<td>242</td>
<td>1.0.</td>
</tr>
<tr>
<td></td>
<td>243</td>
<td>-1.0.</td>
</tr>
<tr>
<td></td>
<td>244</td>
<td>2.0.</td>
</tr>
<tr>
<td></td>
<td>245</td>
<td>-2.0.</td>
</tr>
<tr>
<td></td>
<td>246</td>
<td>4.0.</td>
</tr>
<tr>
<td></td>
<td>247</td>
<td>-4.0.</td>
</tr>
<tr>
<td></td>
<td>248</td>
<td>1/(2*PI).</td>
</tr>
<tr>
<td></td>
<td>249 - 250</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>251</td>
<td>VCCZ.</td>
</tr>
<tr>
<td></td>
<td>252</td>
<td>EXECZ.</td>
</tr>
<tr>
<td></td>
<td>253</td>
<td>SCC.</td>
</tr>
<tr>
<td></td>
<td>254</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>255</td>
<td>Literal constant.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Same codes as SSRC0, above except only codes 0-127 are valid.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:23]</td>
<td>10_1111101</td>
</tr>
</tbody>
</table>

**Table 68. SOP1 Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>S_MOV_B32</td>
<td>37</td>
<td>S_OR_SAVEEXEC_B64</td>
</tr>
<tr>
<td>4</td>
<td>S_MOV_B64</td>
<td>38</td>
<td>S_XOR_SAVEEXEC_B64</td>
</tr>
<tr>
<td>5</td>
<td>S_CMOV_B32</td>
<td>39</td>
<td>S_ANDN2_SAVEEXEC_B64</td>
</tr>
<tr>
<td>6</td>
<td>S_CMOV_B64</td>
<td>40</td>
<td>S_ORN2_SAVEEXEC_B64</td>
</tr>
<tr>
<td>7</td>
<td>S_NOT_B32</td>
<td>41</td>
<td>S_NAND_SAVEEXEC_B64</td>
</tr>
<tr>
<td>8</td>
<td>S_NOT_B64</td>
<td>42</td>
<td>S_NOR_SAVEEXEC_B64</td>
</tr>
</tbody>
</table>

13.1. Scalar ALU and Control Formats
<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>S_WQM_B32</td>
<td>43</td>
<td>S_XNOR_SAVEEXEC_B64</td>
</tr>
<tr>
<td>10</td>
<td>S_WQM_B64</td>
<td>44</td>
<td>S_QUADMASK_B32</td>
</tr>
<tr>
<td>11</td>
<td>S_BREV_B32</td>
<td>45</td>
<td>S_QUADMASK_B64</td>
</tr>
<tr>
<td>12</td>
<td>S_BREV_B64</td>
<td>46</td>
<td>S_MOVRELS_B32</td>
</tr>
<tr>
<td>13</td>
<td>S_BCNT0_I32_B32</td>
<td>47</td>
<td>S_MOVRELS_B64</td>
</tr>
<tr>
<td>14</td>
<td>S_BCNT0_I32_B64</td>
<td>48</td>
<td>S_MOVRELD_B32</td>
</tr>
<tr>
<td>15</td>
<td>S_BCNT1_I32_B32</td>
<td>49</td>
<td>S_MOVRELD_B64</td>
</tr>
<tr>
<td>16</td>
<td>S_BCNT1_I32_B64</td>
<td>52</td>
<td>S_ABS_I32</td>
</tr>
<tr>
<td>17</td>
<td>S_FF0_I32_B32</td>
<td>55</td>
<td>S_ANDN1_SAVEEXEC_B64</td>
</tr>
<tr>
<td>18</td>
<td>S_FF0_I32_B64</td>
<td>56</td>
<td>S_ORN1_SAVEEXEC_B64</td>
</tr>
<tr>
<td>19</td>
<td>S_FF1_I32_B32</td>
<td>57</td>
<td>S_ANDN1_WREXEC_B64</td>
</tr>
<tr>
<td>20</td>
<td>S_FF1_I32_B64</td>
<td>58</td>
<td>S_ANDN2_WREXEC_B64</td>
</tr>
<tr>
<td>21</td>
<td>S_FLBIT_I32_B32</td>
<td>59</td>
<td>S_BITREPLICATE_B64_B32</td>
</tr>
<tr>
<td>22</td>
<td>S_FLBIT_I32_B64</td>
<td>60</td>
<td>S_AND_SAVEEXEC_B32</td>
</tr>
<tr>
<td>23</td>
<td>S_FLBIT_I32</td>
<td>61</td>
<td>S_OR_SAVEEXEC_B32</td>
</tr>
<tr>
<td>24</td>
<td>S_FLBIT_I32_I64</td>
<td>62</td>
<td>S_XOR_SAVEEXEC_B32</td>
</tr>
<tr>
<td>25</td>
<td>S_SEXT_I32_I8</td>
<td>63</td>
<td>S_ANDN2_SAVEEXEC_B32</td>
</tr>
<tr>
<td>26</td>
<td>S_SEXT_I32_I16</td>
<td>64</td>
<td>S_ORN2_SAVEEXEC_B32</td>
</tr>
<tr>
<td>27</td>
<td>S_BITSET0_B32</td>
<td>65</td>
<td>S_NAND_SAVEEXEC_B32</td>
</tr>
<tr>
<td>28</td>
<td>S_BITSET0_B64</td>
<td>66</td>
<td>S_NOR_SAVEEXEC_B32</td>
</tr>
<tr>
<td>29</td>
<td>S_BITSET1_B32</td>
<td>67</td>
<td>S_XNOR_SAVEEXEC_B32</td>
</tr>
<tr>
<td>30</td>
<td>S_BITSET1_B64</td>
<td>68</td>
<td>S_ANDN1_SAVEEXEC_B32</td>
</tr>
<tr>
<td>31</td>
<td>S_GETPC_B64</td>
<td>69</td>
<td>S_ORN1_SAVEEXEC_B32</td>
</tr>
<tr>
<td>32</td>
<td>S_SETPC_B64</td>
<td>70</td>
<td>S_ANDN1_WREXEC_B32</td>
</tr>
<tr>
<td>33</td>
<td>S_SWAPPCC_B64</td>
<td>71</td>
<td>S_ANDN2_WREXEC_B32</td>
</tr>
<tr>
<td>34</td>
<td>S_RFE_B64</td>
<td>73</td>
<td>S_MOVRELSD_2_B32</td>
</tr>
<tr>
<td>36</td>
<td>S_AND_SAVEEXEC_B64</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 13.1.4. SOPC

<table>
<thead>
<tr>
<th>SOPC</th>
<th>OP7</th>
<th>SSRC15</th>
<th>SSRC05</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 1 1 1 1 0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format**

SOPC
**Description**  This is a scalar instruction with two inputs which are compared and produce SCC as a result. Can be followed by a 32-bit literal constant.

---

**Table 69. SOPC Fields**

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSRC0</td>
<td>[7:0]</td>
<td>Source 0. First operand for the instruction.</td>
</tr>
<tr>
<td></td>
<td>0 - 105</td>
<td>SGPR0 to SGPR105: Scalar general-purpose registers.</td>
</tr>
<tr>
<td></td>
<td>106</td>
<td>VCC_LO: vcc[31:0].</td>
</tr>
<tr>
<td></td>
<td>107</td>
<td>VCC_HI: vcc[63:32].</td>
</tr>
<tr>
<td></td>
<td>108-123</td>
<td>TTMP0 - TTMP15: Trap handler temporary register.</td>
</tr>
<tr>
<td></td>
<td>124</td>
<td>M0. Memory register 0.</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>NULL</td>
</tr>
<tr>
<td></td>
<td>126</td>
<td>EXEC_LO: exec[31:0].</td>
</tr>
<tr>
<td></td>
<td>127</td>
<td>EXEC_HI: exec[63:32].</td>
</tr>
<tr>
<td></td>
<td>128</td>
<td>0.</td>
</tr>
<tr>
<td></td>
<td>129-192</td>
<td>Signed integer 1 to 64.</td>
</tr>
<tr>
<td></td>
<td>193-208</td>
<td>Signed integer -1 to -16.</td>
</tr>
<tr>
<td></td>
<td>209-234</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>235</td>
<td>SHARED_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>236</td>
<td>SHARED_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>237</td>
<td>PRIVATE_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>238</td>
<td>PRIVATE_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>239</td>
<td>POPS_EXITING_WAVE_ID.</td>
</tr>
<tr>
<td></td>
<td>240</td>
<td>0.5.</td>
</tr>
<tr>
<td></td>
<td>241</td>
<td>-0.5.</td>
</tr>
<tr>
<td></td>
<td>242</td>
<td>1.0.</td>
</tr>
<tr>
<td></td>
<td>243</td>
<td>-1.0.</td>
</tr>
<tr>
<td></td>
<td>244</td>
<td>2.0.</td>
</tr>
<tr>
<td></td>
<td>245</td>
<td>-2.0.</td>
</tr>
<tr>
<td></td>
<td>246</td>
<td>4.0.</td>
</tr>
<tr>
<td></td>
<td>247</td>
<td>-4.0.</td>
</tr>
<tr>
<td></td>
<td>248</td>
<td>1/(2*PI).</td>
</tr>
<tr>
<td></td>
<td>249 - 250</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>251</td>
<td>VCCZ.</td>
</tr>
<tr>
<td></td>
<td>252</td>
<td>EXECZ.</td>
</tr>
<tr>
<td></td>
<td>253</td>
<td>SCC.</td>
</tr>
<tr>
<td></td>
<td>254</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>255</td>
<td>Literal constant.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Same codes as SSRC0, above.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:23]</td>
<td>10_1111110</td>
</tr>
</tbody>
</table>

---

**Table 70. SOPC Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_CMP_EQ_I32</td>
<td>9</td>
<td>S_CMP_GE_U32</td>
</tr>
<tr>
<td>1</td>
<td>S_CMP_LG_I32</td>
<td>10</td>
<td>S_CMP_LT_U32</td>
</tr>
</tbody>
</table>
Table 71. SOPP Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIMM16</td>
<td>[15:0]</td>
<td>Signed immediate 16-bit value.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:23]</td>
<td>10_1111111</td>
</tr>
</tbody>
</table>

Table 72. SOPP Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>S_NOP</td>
<td>18</td>
<td>S_TRAP</td>
</tr>
<tr>
<td>1</td>
<td>S_ENDPGM</td>
<td>19</td>
<td>S_ICACHE_INV</td>
</tr>
<tr>
<td>2</td>
<td>S_BRANCH</td>
<td>20</td>
<td>S_INCPERFLEVEL</td>
</tr>
<tr>
<td>3</td>
<td>S_WAKEUP</td>
<td>21</td>
<td>S_DECPERFLEVEL</td>
</tr>
<tr>
<td>4</td>
<td>S_CBRANCH_SCC0</td>
<td>22</td>
<td>S_TTRACEDATA</td>
</tr>
<tr>
<td>5</td>
<td>S_CBRANCH_SCC1</td>
<td>23</td>
<td>S_CBRANCH_CDBGSYS</td>
</tr>
<tr>
<td>6</td>
<td>S_CBRANCH_VCCZ</td>
<td>24</td>
<td>S_CBRANCH_CDBGUSER</td>
</tr>
<tr>
<td>7</td>
<td>S_CBRANCH_VCCNZ</td>
<td>25</td>
<td>S_CBRANCH_CDBGSYS.OR_USER</td>
</tr>
<tr>
<td>8</td>
<td>S_CBRANCH_EXECZ</td>
<td>26</td>
<td>S_CBRANCH.CDBGSYS_AND_USER</td>
</tr>
<tr>
<td>9</td>
<td>S_CBRANCH_EXECNZ</td>
<td>27</td>
<td>S_ENDPGM_SAVED</td>
</tr>
</tbody>
</table>
### 13.2. Scalar Memory Format

#### 13.2.1. SMEM

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBASE</td>
<td>[5:0]</td>
<td>SGPR-pair which provides base address or SGPR-quad which provides V#. (LSB of SGPR address is omitted).</td>
</tr>
<tr>
<td>SDATA</td>
<td>[12:6]</td>
<td>SGPR which provides write data or accepts return data.</td>
</tr>
<tr>
<td>GLC</td>
<td>[16]</td>
<td>Globally memory Coherent. Force bypass of L1 cache, or for atomics, cause pre-op value to be returned.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>111101</td>
</tr>
<tr>
<td>OFFSET</td>
<td>[52:32]</td>
<td>An immediate signed byte offset. Signed offsets only work with S_LOAD/STORE.</td>
</tr>
<tr>
<td>SOFFSET</td>
<td>[63:57]</td>
<td>SGPR which supplies an unsigned byte offset. Disabled if set to NULL.</td>
</tr>
</tbody>
</table>

*Table 73. SMEM Fields*

#### Table 74. SMEM Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>S_BARRIER</td>
<td>30</td>
<td>S_ENDPGM_ORDERED_PS_DONE</td>
</tr>
<tr>
<td>11</td>
<td>S_SETKILL</td>
<td>31</td>
<td>S_CODE_END</td>
</tr>
<tr>
<td>12</td>
<td>S_WAITCNT</td>
<td>32</td>
<td>S_INST_PREFETCH</td>
</tr>
<tr>
<td>13</td>
<td>S_SETHALT</td>
<td>33</td>
<td>S_CLAUSE</td>
</tr>
<tr>
<td>14</td>
<td>S_SLEEP</td>
<td>35</td>
<td>S_WAITCNT_DEPCTR</td>
</tr>
<tr>
<td>15</td>
<td>S_SETPRIO</td>
<td>36</td>
<td>S_ROUND_MODE</td>
</tr>
<tr>
<td>16</td>
<td>S_SENDMSG</td>
<td>37</td>
<td>S_DENORM_MODE</td>
</tr>
<tr>
<td>17</td>
<td>S_SENDMSGHALT</td>
<td>40</td>
<td>S_TTRACEDATA_IMM</td>
</tr>
</tbody>
</table>
### 13.3. Vector ALU Formats

#### 13.3.1. VOP2

**Format**
- VOP2

**Description**
- Vector ALU format with two operands

*Table 75. VOP2 Fields*
### Field Name | Bits | Format or Description
--- | --- | ---
SRC0 | [8:0] | Source 0. First operand for the instruction.
0 - 105 | SGPR0 to SGPR105: Scalar general-purpose registers.
106 | VCC_LO: vcc[31:0].
107 | VCC_HI: vcc[63:32].
108-123 | TTMP0 - TTMP15: Trap handler temporary register.
124 | M0. Memory register 0.
125 | NULL
126 | EXEC_LO: exec[31:0].
127 | EXEC_HI: exec[63:32].
128 | 0.
129-192 | Signed integer 1 to 64.
193-208 | Signed integer -1 to -16.
209-232 | Reserved.
233 | DPP8
234 | DPP8FI
235 | SHARED_BASE (Memory Aperture definition).
236 | SHARED_LIMIT (Memory Aperture definition).
237 | PRIVATE_BASE (Memory Aperture definition).
238 | PRIVATE_LIMIT (Memory Aperture definition).
239 | POPS_EXITING_WAVE_ID.
240 | 0.5.
241 | -0.5.
242 | 1.0.
243 | -1.0.
244 | 2.0.
245 | -2.0.
246 | 4.0.
247 | -4.0.
248 | 1/(2*PI).
249 | SDWA
250 | DPP16
251 | VCCZ.
252 | EXECZ.
253 | SCC.
254 | Reserved.
255 | Literal constant.
256 - 511 | VGPR 0 - 255

VSRC1 | [16:9] | VGPR which provides the second operand.
VDST | [24:17] | Destination VGPR.
ENCODING | [31] | 0

### Table 76. VOP2 OpCodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>V_CNDMASK_B32</td>
<td>29</td>
<td>V_XOR_B32</td>
</tr>
<tr>
<td>2</td>
<td>V_DOT2C_F32_F16</td>
<td>30</td>
<td>V_XNOR_B32</td>
</tr>
<tr>
<td>3</td>
<td>V_ADD_F32</td>
<td>37</td>
<td>V_ADD_NC_U32</td>
</tr>
<tr>
<td>4</td>
<td>V_SUB_F32</td>
<td>38</td>
<td>V_SUB_NC_U32</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>---------</td>
<td>-------------------</td>
<td>---------</td>
<td>-------------------</td>
</tr>
<tr>
<td>5</td>
<td>V_SUBREV_F32</td>
<td>39</td>
<td>V_SUBREV_NC_U32</td>
</tr>
<tr>
<td>6</td>
<td>V_FMAC_LEGACY_F32</td>
<td>40</td>
<td>V_ADD_CO_CI_U32</td>
</tr>
<tr>
<td>7</td>
<td>V_MUL_LEGACY_F32</td>
<td>41</td>
<td>V_SUB_CO_CI_U32</td>
</tr>
<tr>
<td>8</td>
<td>V_MUL_F32</td>
<td>42</td>
<td>V_SUBREV_CO_CI_U32</td>
</tr>
<tr>
<td>9</td>
<td>V_MUL_I32_I24</td>
<td>43</td>
<td>V_FMAMK_F32</td>
</tr>
<tr>
<td>10</td>
<td>V_MUL_HI_I32_I24</td>
<td>44</td>
<td>V_FMAMK_F32</td>
</tr>
<tr>
<td>11</td>
<td>V_MUL_U32_U24</td>
<td>45</td>
<td>V_FMAAK_F32</td>
</tr>
<tr>
<td>12</td>
<td>V_MUL_HI_U32_U24</td>
<td>47</td>
<td>V_CVT_PKRTZ_F16_F32</td>
</tr>
<tr>
<td>13</td>
<td>V_DOT4C_I32_I8</td>
<td>50</td>
<td>V_ADD_F16</td>
</tr>
<tr>
<td>15</td>
<td>V_MIN_F32</td>
<td>51</td>
<td>V_SUB_F16</td>
</tr>
<tr>
<td>16</td>
<td>V_MAX_F32</td>
<td>52</td>
<td>V_SUBREV_F16</td>
</tr>
<tr>
<td>17</td>
<td>V_MIN_I32</td>
<td>53</td>
<td>V_MUL_F16</td>
</tr>
<tr>
<td>18</td>
<td>V_MAX_I32</td>
<td>54</td>
<td>V_FMAMK_F16</td>
</tr>
<tr>
<td>19</td>
<td>V_MIN_U32</td>
<td>55</td>
<td>V_FMAAK_F16</td>
</tr>
<tr>
<td>20</td>
<td>V_MAX_U32</td>
<td>56</td>
<td>V_MAX_F16</td>
</tr>
<tr>
<td>22</td>
<td>V_LSHRREV_B32</td>
<td>57</td>
<td>V_MAX_F16</td>
</tr>
<tr>
<td>24</td>
<td>V_ASHRREV_I32</td>
<td>58</td>
<td>V_MIN_F16</td>
</tr>
<tr>
<td>26</td>
<td>V_LSHLREV_B32</td>
<td>59</td>
<td>V_LDEXP_F16</td>
</tr>
<tr>
<td>27</td>
<td>V_AND_B32</td>
<td>60</td>
<td>V_PK_FMAMK_F16</td>
</tr>
<tr>
<td>28</td>
<td>V_OR_B32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

13.3.2. VOP1

**Format**

VOP1

**Description**

Vector ALU format with one operand

<table>
<thead>
<tr>
<th>VOP1</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>21</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>22</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>23</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>24</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>25</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>26</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>27</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>29</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

*Table 77. VOP1 Fields*
<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRC0</td>
<td>[8:0]</td>
<td>Source 0. First operand for the instruction.</td>
</tr>
<tr>
<td>0 - 105</td>
<td>SGPR0 to SGPR105: Scalar general-purpose registers.</td>
<td></td>
</tr>
<tr>
<td>106</td>
<td>VCC_LO: vcc[31:0].</td>
<td></td>
</tr>
<tr>
<td>107</td>
<td>VCC_HI: vcc[63:32].</td>
<td></td>
</tr>
<tr>
<td>108-123</td>
<td>TTMP0 - TTMP15: Trap handler temporary register.</td>
<td></td>
</tr>
<tr>
<td>124</td>
<td>M0. Memory register 0.</td>
<td></td>
</tr>
<tr>
<td>125</td>
<td>NULL</td>
<td></td>
</tr>
<tr>
<td>126</td>
<td>EXEC_LO: exec[31:0].</td>
<td></td>
</tr>
<tr>
<td>127</td>
<td>EXEC_HI: exec[63:32].</td>
<td></td>
</tr>
<tr>
<td>128</td>
<td>0.</td>
<td></td>
</tr>
<tr>
<td>129-192</td>
<td>Signed integer 1 to 64.</td>
<td></td>
</tr>
<tr>
<td>193-208</td>
<td>Signed integer -1 to -16.</td>
<td></td>
</tr>
<tr>
<td>209-232</td>
<td>Reserved.</td>
<td></td>
</tr>
<tr>
<td>233</td>
<td>DPP8</td>
<td></td>
</tr>
<tr>
<td>234</td>
<td>DPP8FI</td>
<td></td>
</tr>
<tr>
<td>235</td>
<td>SHARED_BASE (Memory Aperture definition).</td>
<td></td>
</tr>
<tr>
<td>236</td>
<td>SHARED_LIMIT (Memory Aperture definition).</td>
<td></td>
</tr>
<tr>
<td>237</td>
<td>PRIVATE_BASE (Memory Aperture definition).</td>
<td></td>
</tr>
<tr>
<td>238</td>
<td>PRIVATE_LIMIT (Memory Aperture definition).</td>
<td></td>
</tr>
<tr>
<td>239</td>
<td>POPS_EXITING_WAVE_ID.</td>
<td></td>
</tr>
<tr>
<td>240</td>
<td>0.5.</td>
<td></td>
</tr>
<tr>
<td>241</td>
<td>-0.5.</td>
<td></td>
</tr>
<tr>
<td>242</td>
<td>1.0.</td>
<td></td>
</tr>
<tr>
<td>243</td>
<td>-1.0.</td>
<td></td>
</tr>
<tr>
<td>244</td>
<td>2.0.</td>
<td></td>
</tr>
<tr>
<td>245</td>
<td>-2.0.</td>
<td></td>
</tr>
<tr>
<td>246</td>
<td>4.0.</td>
<td></td>
</tr>
<tr>
<td>247</td>
<td>-4.0.</td>
<td></td>
</tr>
<tr>
<td>248</td>
<td>1/(2*PI).</td>
<td></td>
</tr>
<tr>
<td>249</td>
<td>SDWA</td>
<td></td>
</tr>
<tr>
<td>250</td>
<td>DPP16</td>
<td></td>
</tr>
<tr>
<td>251</td>
<td>VCCZ.</td>
<td></td>
</tr>
<tr>
<td>252</td>
<td>EXECZ.</td>
<td></td>
</tr>
<tr>
<td>253</td>
<td>SCC.</td>
<td></td>
</tr>
<tr>
<td>254</td>
<td>Reserved.</td>
<td></td>
</tr>
<tr>
<td>255</td>
<td>Literal constant.</td>
<td></td>
</tr>
<tr>
<td>256 - 511</td>
<td>VGPR 0 - 255</td>
<td></td>
</tr>
</tbody>
</table>

| VDST | [24:17] | Destination VGPR. |
| ENCODING | [31:25] | 0_111111 |

**Table 78. VOP1 Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>V_NOP</td>
<td>53</td>
<td>V_SIN_F32</td>
</tr>
<tr>
<td>1</td>
<td>V_MOV_B32</td>
<td>54</td>
<td>V_COS_F32</td>
</tr>
<tr>
<td>2</td>
<td>V_READFIRSTLANE_B32</td>
<td>55</td>
<td>V_NOT_B32</td>
</tr>
<tr>
<td>3</td>
<td>V_CVT_I32_F64</td>
<td>56</td>
<td>V_FFBH_B32</td>
</tr>
<tr>
<td>4</td>
<td>V_CVT_F64_I32</td>
<td>57</td>
<td>V_FFBH_U32</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>---------</td>
<td>-----------------------</td>
<td>---------</td>
<td>-----------------------</td>
</tr>
<tr>
<td>5</td>
<td>V_CVT_F32_I32</td>
<td>58</td>
<td>V_FFBL_B32</td>
</tr>
<tr>
<td>6</td>
<td>V_CVT_F32_U32</td>
<td>59</td>
<td>V_FFBH_I32</td>
</tr>
<tr>
<td>7</td>
<td>V_CVT_U32_F32</td>
<td>60</td>
<td>V_FREXP_EXP_I32_F64</td>
</tr>
<tr>
<td>8</td>
<td>V_CVT_I32_F32</td>
<td>61</td>
<td>V_FREXP_MANT_F64</td>
</tr>
<tr>
<td>10</td>
<td>V_CVT_F16_F32</td>
<td>62</td>
<td>V_FRACT_F64</td>
</tr>
<tr>
<td>11</td>
<td>V_CVT_F32_F16</td>
<td>63</td>
<td>V_FREXP_EXP_I32_F32</td>
</tr>
<tr>
<td>12</td>
<td>V_CVT_RPI_I32_F32</td>
<td>64</td>
<td>V_FREXP_MANT_F32</td>
</tr>
<tr>
<td>13</td>
<td>V_CVT_FLR_I32_F32</td>
<td>65</td>
<td>V_CLREXCP</td>
</tr>
<tr>
<td>14</td>
<td>V_CVT_OFF_I32_F32</td>
<td>66</td>
<td>V_MOVRELD_B32</td>
</tr>
<tr>
<td>15</td>
<td>V_CVT_F32_F64</td>
<td>67</td>
<td>V_MOVRELS_B32</td>
</tr>
<tr>
<td>16</td>
<td>V_CVT_F64_F32</td>
<td>68</td>
<td>V_MOVRELSD_B32</td>
</tr>
<tr>
<td>17</td>
<td>V_CVT_F32_UBYTE0</td>
<td>72</td>
<td>V_MOVRELSD_2_B32</td>
</tr>
<tr>
<td>18</td>
<td>V_CVT_F32_UBYTE1</td>
<td>80</td>
<td>V_CVT_F16_U16</td>
</tr>
<tr>
<td>19</td>
<td>V_CVT_F32_UBYTE2</td>
<td>81</td>
<td>V_CVT_F16_I16</td>
</tr>
<tr>
<td>20</td>
<td>V_CVT_F32_UBYTE3</td>
<td>82</td>
<td>V_CVT_U16_F16</td>
</tr>
<tr>
<td>21</td>
<td>V_CVT_U32_F64</td>
<td>83</td>
<td>V_CVT_I16_F16</td>
</tr>
<tr>
<td>22</td>
<td>V_CVT_F64_U32</td>
<td>84</td>
<td>V_RCP_F16</td>
</tr>
<tr>
<td>23</td>
<td>V_TRUNC_F64</td>
<td>85</td>
<td>V_SQRT_F16</td>
</tr>
<tr>
<td>24</td>
<td>V_CEIL_F64</td>
<td>86</td>
<td>V_RSQ_F16</td>
</tr>
<tr>
<td>25</td>
<td>V_RNDNE_F64</td>
<td>87</td>
<td>V_LOG_F16</td>
</tr>
<tr>
<td>26</td>
<td>V_FLOOR_F64</td>
<td>88</td>
<td>V_EXP_F16</td>
</tr>
<tr>
<td>27</td>
<td>V_PIPEFLUSH</td>
<td>89</td>
<td>V_FREXP_MANT_F16</td>
</tr>
<tr>
<td>32</td>
<td>V_FRACT_F32</td>
<td>90</td>
<td>V_FREXP_EXP_I16_F16</td>
</tr>
<tr>
<td>33</td>
<td>V_TRUNC_F32</td>
<td>91</td>
<td>V_FLOOR_F16</td>
</tr>
<tr>
<td>34</td>
<td>V_CEIL_F32</td>
<td>92</td>
<td>V_CEIL_F16</td>
</tr>
<tr>
<td>35</td>
<td>V_RNDNE_F32</td>
<td>93</td>
<td>V_TRUNC_F16</td>
</tr>
<tr>
<td>36</td>
<td>V_FLOOR_F32</td>
<td>94</td>
<td>V_RNDNE_F16</td>
</tr>
<tr>
<td>37</td>
<td>V_EXP_F32</td>
<td>95</td>
<td>V_FRACT_F16</td>
</tr>
<tr>
<td>39</td>
<td>V_LOG_F32</td>
<td>96</td>
<td>V_SIN_F16</td>
</tr>
<tr>
<td>42</td>
<td>V_RCP_F32</td>
<td>97</td>
<td>V_COS_F16</td>
</tr>
<tr>
<td>43</td>
<td>V_RCP_IFLAG_F32</td>
<td>98</td>
<td>V_SAT_PK_U8_I16</td>
</tr>
<tr>
<td>46</td>
<td>V_RSQ_F32</td>
<td>99</td>
<td>V_CVT_NORM_I16_F16</td>
</tr>
<tr>
<td>47</td>
<td>V_RCP_F64</td>
<td>100</td>
<td>V_CVT_NORM_U16_F16</td>
</tr>
<tr>
<td>49</td>
<td>V_RSQ_F64</td>
<td>101</td>
<td>V_SWAP_B32</td>
</tr>
</tbody>
</table>
13.3.3. VOPC

**Format**  
VOPC

**Description**  
Vector instruction taking two inputs and producing a comparison result. Can be followed by a 32-bit literal constant. Vector Comparison operations are divided into three groups:

- those which can use any one of 16 comparison operations,
- those which can use any one of 8, and
- those which have only a single comparison operation.

The final opcode number is determined by adding the base for the opcode family plus the offset from the compare op. Compare instructions write a result to VCC (for VOPC) or an SGPR (for VOP3). Additionally, every compare instruction has a variant that writes to the EXEC mask instead of VCC or SGPR. The destination of the compare result is VCC or EXEC when encoded using the VOPC format, and can be an arbitrary SGPR when only encoded in the VOP3 format.

**Comparison Operations**

*Table 79. Comparison Operations*

<table>
<thead>
<tr>
<th>Compare Operation</th>
<th>Opcode Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sixteen Compare Operations (OP16)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>0</td>
<td>D.u = 0</td>
</tr>
<tr>
<td>LT</td>
<td>1</td>
<td>D.u = (S0 &lt; S1)</td>
</tr>
<tr>
<td>EQ</td>
<td>2</td>
<td>D.u = (S0 == S1)</td>
</tr>
<tr>
<td>LE</td>
<td>3</td>
<td>D.u = (S0 &lt;= S1)</td>
</tr>
<tr>
<td>GT</td>
<td>4</td>
<td>D.u = (S0 &gt; S1)</td>
</tr>
<tr>
<td>LG</td>
<td>5</td>
<td>D.u = (S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td>GE</td>
<td>6</td>
<td>D.u = (S0 &gt;= S1)</td>
</tr>
<tr>
<td>O</td>
<td>7</td>
<td>D.u = (!isNaN(S0) &amp;&amp; !isNaN(S1))</td>
</tr>
<tr>
<td>U</td>
<td>8</td>
<td>D.u = (!isNaN(S0)</td>
</tr>
<tr>
<td>Compare Operation</td>
<td>Opcode Offset</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>---------------</td>
<td>---------------------------------------</td>
</tr>
<tr>
<td>NGE</td>
<td>9</td>
<td>D.u = !(S0 &gt;= S1)</td>
</tr>
<tr>
<td>NLG</td>
<td>10</td>
<td>D.u = !(S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td>NGT</td>
<td>11</td>
<td>D.u = !(S0 &gt; S1)</td>
</tr>
<tr>
<td>NLE</td>
<td>12</td>
<td>D.u = !(S0 &lt;= S1)</td>
</tr>
<tr>
<td>NEQ</td>
<td>13</td>
<td>D.u = !(S0 == S1)</td>
</tr>
<tr>
<td>NLT</td>
<td>14</td>
<td>D.u = !(S0 &lt; S1)</td>
</tr>
<tr>
<td>TRU</td>
<td>15</td>
<td>D.u = 1</td>
</tr>
</tbody>
</table>

Eight Compare Operations (OP8)

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>D.u = 0</td>
</tr>
<tr>
<td>LT</td>
<td>D.u = (S0 &lt; S1)</td>
</tr>
<tr>
<td>EQ</td>
<td>D.u = (S0 == S1)</td>
</tr>
<tr>
<td>LE</td>
<td>D.u = (S0 &lt;= S1)</td>
</tr>
<tr>
<td>GT</td>
<td>D.u = (S0 &gt; S1)</td>
</tr>
<tr>
<td>LG</td>
<td>D.u = (S0 &lt;&gt; S1)</td>
</tr>
<tr>
<td>GE</td>
<td>D.u = (S0 &gt;= S1)</td>
</tr>
<tr>
<td>TRU</td>
<td>D.u = 1</td>
</tr>
</tbody>
</table>

*Table 80. VOPC Fields*
<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
</table>
| SRC0       | [8:0] | Source 0. First operand for the instruction.  
|            |      | 0 - 105: SGPR0 to SGPR105: Scalar general-purpose registers.  
|            |      | 106: VCC_LO: vcc[31:0].  
|            |      | 107: VCC_HI: vcc[63:32].  
|            |      | 124: M0. Memory register 0.  
|            |      | 125: NULL  
|            |      | 126: EXEC_LO: exec[31:0].  
|            |      | 127: EXEC_HI: exec[63:32].  
|            |      | 128: 0.  
|            |      | 129-192: Signed integer 1 to 64.  
|            |      | 193-208: Signed integer -1 to -16.  
|            |      | 209-232: Reserved.  
|            |      | 233: DPP8  
|            |      | 234: DPP8FI  
|            |      | 235: SHARED_BASE (Memory Aperture definition).  
|            |      | 236: SHARED_LIMIT (Memory Aperture definition).  
|            |      | 237: PRIVATE_BASE (Memory Aperture definition).  
|            |      | 238: PRIVATE_LIMIT (Memory Aperture definition).  
|            |      | 239: POPS_EXITING_WAVE_ID.  
|            |      | 240: 0.5.  
|            |      | 241: -0.5.  
|            |      | 242: 1.0.  
|            |      | 243: -1.0.  
|            |      | 244: 2.0.  
|            |      | 245: -2.0.  
|            |      | 246: 4.0.  
|            |      | 247: -4.0.  
|            |      | 248: 1/(2*PI).  
|            |      | 249: SDWA  
|            |      | 250: DPP16  
|            |      | 251: VCCZ.  
|            |      | 252: EXECZ.  
|            |      | 253: SCC.  
|            |      | 254: Reserved.  
|            |      | 255: Literal constant.  
|            |      | 256-511: VGPR 0 - 255 |

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSRC1</td>
<td>[16:9]</td>
<td>VGPR which provides the second operand.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:25]</td>
<td>0_111110</td>
</tr>
</tbody>
</table>

**Table 81. VOPC Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>V_CMP_F_F32</td>
<td>159</td>
<td>V_CMPX_CLASS_F16</td>
</tr>
<tr>
<td>1</td>
<td>V_CMP_LT_F32</td>
<td>160</td>
<td>V_CMP_F_I64</td>
</tr>
<tr>
<td>2</td>
<td>V_CMP_EQ_F32</td>
<td>161</td>
<td>V_CMP_LT_I64</td>
</tr>
<tr>
<td>3</td>
<td>V_CMP_LE_F32</td>
<td>162</td>
<td>V_CMP_EQ_I64</td>
</tr>
<tr>
<td>4</td>
<td>V_CMP_GT_F32</td>
<td>163</td>
<td>V_CMP_LE_I64</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>---------</td>
<td>-----------------</td>
<td>---------</td>
<td>-----------------</td>
</tr>
<tr>
<td>5</td>
<td>V_CMP_LG_F32</td>
<td>164</td>
<td>V_CMP_GT_I64</td>
</tr>
<tr>
<td>6</td>
<td>V_CMP_GE_F32</td>
<td>165</td>
<td>V_CMP_NE_I64</td>
</tr>
<tr>
<td>7</td>
<td>V_CMP_O_F32</td>
<td>166</td>
<td>V_CMP_GE_I64</td>
</tr>
<tr>
<td>8</td>
<td>V_CMP_U_F32</td>
<td>167</td>
<td>V_CMP_T_I64</td>
</tr>
<tr>
<td>9</td>
<td>V_CMP_NGE_F32</td>
<td>168</td>
<td>V_CMP_CLASS_F64</td>
</tr>
<tr>
<td>10</td>
<td>V_CMP_NLG_F32</td>
<td>169</td>
<td>V_CMP_LT_U16</td>
</tr>
<tr>
<td>11</td>
<td>V_CMP_NGT_F32</td>
<td>170</td>
<td>V_CMP_EQ_U16</td>
</tr>
<tr>
<td>12</td>
<td>V_CMP_NLE_F32</td>
<td>171</td>
<td>V_CMP_LE_U16</td>
</tr>
<tr>
<td>13</td>
<td>V_CMP_NEQ_F32</td>
<td>172</td>
<td>V_CMP_GT_U16</td>
</tr>
<tr>
<td>14</td>
<td>V_CMP_NLT_F32</td>
<td>173</td>
<td>V_CMP_NE_U16</td>
</tr>
<tr>
<td>15</td>
<td>V_CMP_TRU_F32</td>
<td>174</td>
<td>V_CMP_GE_U16</td>
</tr>
<tr>
<td>16</td>
<td>V_CMPX_F_F32</td>
<td>176</td>
<td>V_CMPX_F_I64</td>
</tr>
<tr>
<td>17</td>
<td>V_CMPX_LT_F32</td>
<td>177</td>
<td>V_CMPX_LT_I64</td>
</tr>
<tr>
<td>18</td>
<td>V_CMPX_EQ_F32</td>
<td>178</td>
<td>V_CMPX_EQ_I64</td>
</tr>
<tr>
<td>19</td>
<td>V_CMPX_LE_F32</td>
<td>179</td>
<td>V_CMPX_LE_I64</td>
</tr>
<tr>
<td>20</td>
<td>V_CMPX_GT_F32</td>
<td>180</td>
<td>V_CMPX_GT_I64</td>
</tr>
<tr>
<td>21</td>
<td>V_CMPX_LG_F32</td>
<td>181</td>
<td>V_CMPX_NE_I64</td>
</tr>
<tr>
<td>22</td>
<td>V_CMPX_GE_F32</td>
<td>182</td>
<td>V_CMPX_GE_I64</td>
</tr>
<tr>
<td>23</td>
<td>V_CMPX_O_F32</td>
<td>183</td>
<td>V_CMPX_T_I64</td>
</tr>
<tr>
<td>24</td>
<td>V_CMPX_U_F32</td>
<td>184</td>
<td>V_CMPX_CLASS_F64</td>
</tr>
<tr>
<td>25</td>
<td>V_CMPX_NGE_F32</td>
<td>185</td>
<td>V_CMPX_LT_U16</td>
</tr>
<tr>
<td>26</td>
<td>V_CMPX_NLG_F32</td>
<td>186</td>
<td>V_CMPX_EQ_U16</td>
</tr>
<tr>
<td>27</td>
<td>V_CMPX_NGT_F32</td>
<td>187</td>
<td>V_CMPX_LE_U16</td>
</tr>
<tr>
<td>28</td>
<td>V_CMPX_NLE_F32</td>
<td>188</td>
<td>V_CMPX_GT_U16</td>
</tr>
<tr>
<td>29</td>
<td>V_CMPX_NEQ_F32</td>
<td>189</td>
<td>V_CMPX_NE_U16</td>
</tr>
<tr>
<td>30</td>
<td>V_CMPX_NLT_F32</td>
<td>190</td>
<td>V_CMPX_GE_U16</td>
</tr>
<tr>
<td>31</td>
<td>V_CMPX_TRU_F32</td>
<td>192</td>
<td>V_CMP_X_F_U32</td>
</tr>
<tr>
<td>32</td>
<td>V_CMP_X_F_F64</td>
<td>193</td>
<td>V_CMP_LT_U32</td>
</tr>
<tr>
<td>33</td>
<td>V_CMP_X_LT_F64</td>
<td>194</td>
<td>V_CMP_EQ_U32</td>
</tr>
<tr>
<td>34</td>
<td>V_CMP_X_EQ_F64</td>
<td>195</td>
<td>V_CMP_LE_U32</td>
</tr>
<tr>
<td>35</td>
<td>V_CMP_X_LE_F64</td>
<td>196</td>
<td>V_CMP_GT_U32</td>
</tr>
<tr>
<td>36</td>
<td>V_CMP_X_GT_F64</td>
<td>197</td>
<td>V_CMP_NE_U32</td>
</tr>
<tr>
<td>37</td>
<td>V_CMP_X_LG_F64</td>
<td>198</td>
<td>V_CMP_GE_U32</td>
</tr>
<tr>
<td>38</td>
<td>V_CMP_X_GE_F64</td>
<td>199</td>
<td>V_CMP_T_U32</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>----------</td>
<td>---------------</td>
<td>----------</td>
<td>---------------</td>
</tr>
<tr>
<td>39</td>
<td>V_CMP_O_F64</td>
<td>200</td>
<td>V_CMP_F_F16</td>
</tr>
<tr>
<td>40</td>
<td>V_CMP_U_F64</td>
<td>201</td>
<td>V_CMP_LT_F16</td>
</tr>
<tr>
<td>41</td>
<td>V_CMP_NGE_F64</td>
<td>202</td>
<td>V_CMP_EQ_F16</td>
</tr>
<tr>
<td>42</td>
<td>V_CMP_NLG_F64</td>
<td>203</td>
<td>V_CMP_LE_F16</td>
</tr>
<tr>
<td>43</td>
<td>V_CMP_NGT_F64</td>
<td>204</td>
<td>V_CMP_GT_F16</td>
</tr>
<tr>
<td>44</td>
<td>V_CMP_NLE_F64</td>
<td>205</td>
<td>V_CMP_LG_F16</td>
</tr>
<tr>
<td>45</td>
<td>V_CMP_NEQ_F64</td>
<td>206</td>
<td>V_CMP_GE_F16</td>
</tr>
<tr>
<td>46</td>
<td>V_CMP_NLT_F64</td>
<td>207</td>
<td>V_CMP_O_F16</td>
</tr>
<tr>
<td>47</td>
<td>V_CMP_TRU_F64</td>
<td>208</td>
<td>V_CMPX_F_U32</td>
</tr>
<tr>
<td>48</td>
<td>V_CMPX_F_F64</td>
<td>209</td>
<td>V_CMPX_LT_U32</td>
</tr>
<tr>
<td>49</td>
<td>V_CMPX_LT_F64</td>
<td>210</td>
<td>V_CMPX_EQ_U32</td>
</tr>
<tr>
<td>50</td>
<td>V_CMPX_EQ_F64</td>
<td>211</td>
<td>V_CMPX_LE_U32</td>
</tr>
<tr>
<td>51</td>
<td>V_CMPX_LE_F64</td>
<td>212</td>
<td>V_CMPX_GT_U32</td>
</tr>
<tr>
<td>52</td>
<td>V_CMPX_GT_F64</td>
<td>213</td>
<td>V_CMPX_NE_U32</td>
</tr>
<tr>
<td>53</td>
<td>V_CMPX_LG_F64</td>
<td>214</td>
<td>V_CMPX_GE_U32</td>
</tr>
<tr>
<td>54</td>
<td>V_CMPX_GE_F64</td>
<td>215</td>
<td>V_CMPX_T_U32</td>
</tr>
<tr>
<td>55</td>
<td>V_CMPX_O_F64</td>
<td>216</td>
<td>V_CMPX_F_F16</td>
</tr>
<tr>
<td>56</td>
<td>V_CMPX_U_F64</td>
<td>217</td>
<td>V_CMPX_LT_F16</td>
</tr>
<tr>
<td>57</td>
<td>V_CMPX_NGE_F64</td>
<td>218</td>
<td>V_CMPX_EQ_F16</td>
</tr>
<tr>
<td>58</td>
<td>V_CMPX_NLG_F64</td>
<td>219</td>
<td>V_CMPX_LE_F16</td>
</tr>
<tr>
<td>59</td>
<td>V_CMPX_NGT_F64</td>
<td>220</td>
<td>V_CMPX_GT_F16</td>
</tr>
<tr>
<td>60</td>
<td>V_CMPX_NLE_F64</td>
<td>221</td>
<td>V_CMPX_LG_F16</td>
</tr>
<tr>
<td>61</td>
<td>V_CMPX_NEQ_F64</td>
<td>222</td>
<td>V_CMPX_GE_F16</td>
</tr>
<tr>
<td>62</td>
<td>V_CMPX_NLT_F64</td>
<td>223</td>
<td>V_CMPX_O_F16</td>
</tr>
<tr>
<td>63</td>
<td>V_CMPX_TRU_F64</td>
<td>224</td>
<td>V_CMP_F_U64</td>
</tr>
<tr>
<td>128</td>
<td>V_CMP_F_I32</td>
<td>225</td>
<td>V_CMP_LT_U64</td>
</tr>
<tr>
<td>129</td>
<td>V_CMP_LT_I32</td>
<td>226</td>
<td>V_CMP_EQ_U64</td>
</tr>
<tr>
<td>130</td>
<td>V_CMP_EQ_I32</td>
<td>227</td>
<td>V_CMP_LE_U64</td>
</tr>
<tr>
<td>131</td>
<td>V_CMP_LE_I32</td>
<td>228</td>
<td>V_CMP_GT_U64</td>
</tr>
<tr>
<td>132</td>
<td>V_CMP_GT_I32</td>
<td>229</td>
<td>V_CMP_NE_U64</td>
</tr>
<tr>
<td>133</td>
<td>V_CMP_NE_I32</td>
<td>230</td>
<td>V_CMP_GE_U64</td>
</tr>
<tr>
<td>134</td>
<td>V_CMP_GE_I32</td>
<td>231</td>
<td>V_CMP_T_U64</td>
</tr>
<tr>
<td>135</td>
<td>V_CMP_T_I32</td>
<td>232</td>
<td>V_CMP_U_F16</td>
</tr>
<tr>
<td>136</td>
<td>V_CMP_CLASS_F32</td>
<td>233</td>
<td>V_CMP_NGE_F16</td>
</tr>
</tbody>
</table>
### 13.3.4. VOP3A

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>137</td>
<td>V_CMP_LT_I16</td>
<td>234</td>
<td>V_CMP_NLG_F16</td>
</tr>
<tr>
<td>138</td>
<td>V_CMP_EQ_I16</td>
<td>235</td>
<td>V_CMP_NGT_F16</td>
</tr>
<tr>
<td>139</td>
<td>V_CMP_LE_I16</td>
<td>236</td>
<td>V_CMP_NLE_F16</td>
</tr>
<tr>
<td>140</td>
<td>V_CMP_GT_I16</td>
<td>237</td>
<td>V_CMP_NEQ_F16</td>
</tr>
<tr>
<td>141</td>
<td>V_CMP_NE_I16</td>
<td>238</td>
<td>V_CMP_NLT_F16</td>
</tr>
<tr>
<td>142</td>
<td>V_CMP_GE_I16</td>
<td>239</td>
<td>V_CMP_TRU_F16</td>
</tr>
<tr>
<td>143</td>
<td>V_CMP_CLASS_F16</td>
<td>240</td>
<td>V_CMPX_F_U64</td>
</tr>
<tr>
<td>144</td>
<td>V_CMPX_F_I32</td>
<td>241</td>
<td>V_CMPX_LT_U64</td>
</tr>
<tr>
<td>145</td>
<td>V_CMPX_LT_I32</td>
<td>242</td>
<td>V_CMPX_EQ_U64</td>
</tr>
<tr>
<td>146</td>
<td>V_CMPX_EQ_I32</td>
<td>243</td>
<td>V_CMPX_LE_U64</td>
</tr>
<tr>
<td>147</td>
<td>V_CMPX_LE_I32</td>
<td>244</td>
<td>V_CMPX_GT_U64</td>
</tr>
<tr>
<td>148</td>
<td>V_CMPX_GT_I32</td>
<td>245</td>
<td>V_CMPX_NE_U64</td>
</tr>
<tr>
<td>149</td>
<td>V_CMPX_NE_I32</td>
<td>246</td>
<td>V_CMPX_GE_U64</td>
</tr>
<tr>
<td>150</td>
<td>V_CMPX_GE_I32</td>
<td>247</td>
<td>V_CMPX_T_U64</td>
</tr>
<tr>
<td>151</td>
<td>V_CMPX_T_I32</td>
<td>248</td>
<td>V_CMPX_U_F16</td>
</tr>
<tr>
<td>152</td>
<td>V_CMPX_CLASS_F32</td>
<td>249</td>
<td>V_CMPX_NGE_F16</td>
</tr>
<tr>
<td>153</td>
<td>V_CMPX_LT_I16</td>
<td>250</td>
<td>V_CMPX_NLG_F16</td>
</tr>
<tr>
<td>154</td>
<td>V_CMPX_EQ_I16</td>
<td>251</td>
<td>V_CMPX_NGT_F16</td>
</tr>
<tr>
<td>155</td>
<td>V_CMPX_LE_I16</td>
<td>252</td>
<td>V_CMPX_NLE_F16</td>
</tr>
<tr>
<td>156</td>
<td>V_CMPX_GT_I16</td>
<td>253</td>
<td>V_CMPX_NEQ_F16</td>
</tr>
<tr>
<td>157</td>
<td>V_CMPX_NE_I16</td>
<td>254</td>
<td>V_CMPX_NLT_F16</td>
</tr>
<tr>
<td>158</td>
<td>V_CMPX_GE_I16</td>
<td>255</td>
<td>V_CMPX_TRU_F16</td>
</tr>
</tbody>
</table>

#### Format

**VOP3A**

#### Description

Vector ALU format with three operands

*Table 82. VOP3A Fields*
<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDST</td>
<td>[7:0]</td>
<td>Destination VGPR</td>
</tr>
<tr>
<td>CLMP</td>
<td>[15]</td>
<td>Clamp output</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>110101</td>
</tr>
<tr>
<td>SRC0</td>
<td>[40:32]</td>
<td>Source 0. First operand for the instruction.</td>
</tr>
<tr>
<td></td>
<td>0 - 105</td>
<td>SGPR0 to SGPR105: Scalar general-purpose registers.</td>
</tr>
<tr>
<td></td>
<td>106</td>
<td>VCC_LO: vcc[31:0].</td>
</tr>
<tr>
<td></td>
<td>107</td>
<td>VCC_HI: vcc[63:32].</td>
</tr>
<tr>
<td></td>
<td>108-123</td>
<td>TTMP0 - TTMP15: Trap handler temporary register.</td>
</tr>
<tr>
<td></td>
<td>124</td>
<td>M0. Memory register 0.</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>NULL</td>
</tr>
<tr>
<td></td>
<td>126</td>
<td>EXEC_LO: exec[31:0].</td>
</tr>
<tr>
<td></td>
<td>127</td>
<td>EXEC_HI: exec[63:32].</td>
</tr>
<tr>
<td></td>
<td>128</td>
<td>0.</td>
</tr>
<tr>
<td></td>
<td>129-192</td>
<td>Signed integer 1 to 64.</td>
</tr>
<tr>
<td></td>
<td>193-208</td>
<td>Signed integer -1 to -16.</td>
</tr>
<tr>
<td></td>
<td>209-232</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>233</td>
<td>DPP8</td>
</tr>
<tr>
<td></td>
<td>234</td>
<td>DPP8FI</td>
</tr>
<tr>
<td></td>
<td>235</td>
<td>SHARED_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>236</td>
<td>SHARED_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>237</td>
<td>PRIVATE_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>238</td>
<td>PRIVATE_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>239</td>
<td>POPS_EXITING_WAVE_ID .</td>
</tr>
<tr>
<td></td>
<td>240</td>
<td>0.5.</td>
</tr>
<tr>
<td></td>
<td>241</td>
<td>-0.5.</td>
</tr>
<tr>
<td></td>
<td>242</td>
<td>1.0.</td>
</tr>
<tr>
<td></td>
<td>243</td>
<td>-1.0.</td>
</tr>
<tr>
<td></td>
<td>244</td>
<td>2.0.</td>
</tr>
<tr>
<td></td>
<td>245</td>
<td>-2.0.</td>
</tr>
<tr>
<td></td>
<td>246</td>
<td>4.0.</td>
</tr>
<tr>
<td></td>
<td>247</td>
<td>-4.0.</td>
</tr>
<tr>
<td></td>
<td>248</td>
<td>1/(2*PI).</td>
</tr>
<tr>
<td></td>
<td>249</td>
<td>SDWA</td>
</tr>
<tr>
<td></td>
<td>250</td>
<td>DPP16</td>
</tr>
<tr>
<td></td>
<td>251</td>
<td>VCCZ.</td>
</tr>
<tr>
<td></td>
<td>252</td>
<td>EXECZ.</td>
</tr>
<tr>
<td></td>
<td>253</td>
<td>SCC.</td>
</tr>
<tr>
<td></td>
<td>254</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>255</td>
<td>Literal constant.</td>
</tr>
<tr>
<td></td>
<td>256 - 511</td>
<td>VGPR 0 - 255</td>
</tr>
<tr>
<td>SRC1</td>
<td>[49:41]</td>
<td>Second input operand. Same options as SRC0.</td>
</tr>
<tr>
<td>SRC2</td>
<td>[58:50]</td>
<td>Third input operand. Same options as SRC0.</td>
</tr>
<tr>
<td>OMOD</td>
<td>[60:59]</td>
<td>Output Modifier: 0=none, 1=*2, 2=*4, 3=div-2</td>
</tr>
</tbody>
</table>
Table 83. VOP3A Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>320</td>
<td>V_FMA_LEGACY_F32</td>
<td>775</td>
<td>V_LSHRREV_B16</td>
</tr>
<tr>
<td>322</td>
<td>V_MAD_I32_I24</td>
<td>776</td>
<td>V_ASHRREV_I16</td>
</tr>
<tr>
<td>323</td>
<td>V_MAD_U32_U24</td>
<td>777</td>
<td>V_MAX_U16</td>
</tr>
<tr>
<td>324</td>
<td>V_CUBEID_F32</td>
<td>778</td>
<td>V_MAX_I16</td>
</tr>
<tr>
<td>325</td>
<td>V_CUBESC_F32</td>
<td>779</td>
<td>V_MIN_U16</td>
</tr>
<tr>
<td>326</td>
<td>V_CUBETC_F32</td>
<td>780</td>
<td>V_MIN_I16</td>
</tr>
<tr>
<td>327</td>
<td>V_CUBEMA_F32</td>
<td>781</td>
<td>V_ADD_NC_I16</td>
</tr>
<tr>
<td>328</td>
<td>V_BFE_U32</td>
<td>782</td>
<td>V_SUB_NC_I16</td>
</tr>
<tr>
<td>329</td>
<td>V_BFE_I32</td>
<td>785</td>
<td>V_PACK_B32_F16</td>
</tr>
<tr>
<td>330</td>
<td>V_BFI_B32</td>
<td>786</td>
<td>V_CVT_PKNORM_I16_F16</td>
</tr>
<tr>
<td>331</td>
<td>V_FMA_F32</td>
<td>787</td>
<td>V_CVT_PKNORM_U16_F16</td>
</tr>
<tr>
<td>332</td>
<td>V_FMA_F64</td>
<td>788</td>
<td>V_LSHLREV_B16</td>
</tr>
<tr>
<td>333</td>
<td>V.Lerp_U8</td>
<td>832</td>
<td>V_MAD_U16</td>
</tr>
<tr>
<td>334</td>
<td>V.ALIGNBIT_B32</td>
<td>834</td>
<td>V_INTERP_P1LL_F16</td>
</tr>
<tr>
<td>335</td>
<td>V.ALIGNBYTE_B32</td>
<td>835</td>
<td>V_INTERP_P1LV_F16</td>
</tr>
<tr>
<td>336</td>
<td>V.MULLIT_F32</td>
<td>836</td>
<td>V_PERM_B32</td>
</tr>
<tr>
<td>337</td>
<td>V.MIN3_F32</td>
<td>837</td>
<td>V_XAD_U32</td>
</tr>
<tr>
<td>338</td>
<td>V.MIN3_I32</td>
<td>838</td>
<td>V_LSHL_ADD_U32</td>
</tr>
<tr>
<td>339</td>
<td>V.MIN3_U32</td>
<td>839</td>
<td>V_ADD_LSHL_U32</td>
</tr>
<tr>
<td>340</td>
<td>V.MAX3_F32</td>
<td>843</td>
<td>V_FMA_F16</td>
</tr>
<tr>
<td>341</td>
<td>V.MAX3_I32</td>
<td>849</td>
<td>V_MIN3_F16</td>
</tr>
<tr>
<td>342</td>
<td>V.MAX3_U32</td>
<td>850</td>
<td>V_MIN3_I16</td>
</tr>
<tr>
<td>343</td>
<td>V.MED3_F32</td>
<td>851</td>
<td>V_MIN3_U16</td>
</tr>
<tr>
<td>344</td>
<td>V.MED3_I32</td>
<td>852</td>
<td>V_MAX3_F16</td>
</tr>
<tr>
<td>345</td>
<td>V.MED3_U32</td>
<td>853</td>
<td>V_MAX3_I16</td>
</tr>
<tr>
<td>346</td>
<td>V.SAD_U8</td>
<td>854</td>
<td>V_MAX3_U16</td>
</tr>
<tr>
<td>347</td>
<td>V.SAD_HI_U8</td>
<td>855</td>
<td>V_MED3_F16</td>
</tr>
<tr>
<td>348</td>
<td>V.SAD_U16</td>
<td>856</td>
<td>V_MED3_I16</td>
</tr>
<tr>
<td>349</td>
<td>V.SAD_U32</td>
<td>857</td>
<td>V_MED3_U16</td>
</tr>
<tr>
<td>350</td>
<td>V.CVT_PK_U8_F32</td>
<td>858</td>
<td>V_INTERP_P2_F16</td>
</tr>
<tr>
<td>351</td>
<td>V.DIV_FIXUP_F32</td>
<td>862</td>
<td>V_MAD_I16</td>
</tr>
<tr>
<td>352</td>
<td>V.DIV_FIXUP_F64</td>
<td>863</td>
<td>V_DIV_FIXUP_F16</td>
</tr>
<tr>
<td>356</td>
<td>V.ADD_F64</td>
<td>864</td>
<td>V_READLANE_B32</td>
</tr>
</tbody>
</table>
### 13.3.5. VOP3B

**Format**  
VOP3B

**Description**  
Vector ALU format with three operands and a scalar result. This encoding is used only for a few opcodes. This encoding allows specifying a unique scalar destination, and is used only for the opcodes listed below. All other opcodes use VOP3A.
• V_ADD_CO_U32
• V_SUB_CO_U32
• V_SUBREV_CO_U32
• V_ADDC_CO_U32
• V_SUBB_CO_U32
• V_SUBBREV_CO_U32
• V_DIV_SCALE_F32
• V_DIV_SCALE_F64
• V_MAD_U64_U32
• V_MAD_I64_I32

Table 84. VOP3B Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDST</td>
<td>[7:0]</td>
<td>Destination VGPR</td>
</tr>
<tr>
<td>SDST</td>
<td>[14:8]</td>
<td>Scalar destination</td>
</tr>
<tr>
<td>CLMP</td>
<td>[15]</td>
<td>Clamp result</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:28]</td>
<td>110101</td>
</tr>
<tr>
<td>Field Name</td>
<td>Bits</td>
<td>Format or Description</td>
</tr>
<tr>
<td>------------</td>
<td>------</td>
<td>-----------------------</td>
</tr>
<tr>
<td>SRC1</td>
<td>[49:41]</td>
<td>Second input operand. Same options as SRC0.</td>
</tr>
<tr>
<td>SRC2</td>
<td>[58:50]</td>
<td>Third input operand. Same options as SRC0.</td>
</tr>
<tr>
<td>OMOD</td>
<td>[60:59]</td>
<td>Output Modifier: 0=none, 1=×2, 2=×4, 3=div-2</td>
</tr>
</tbody>
</table>

Table 85. VOP3B Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>365</td>
<td>V_DIV_SCALE_F32</td>
<td>783</td>
<td>V_ADD_CO_U32</td>
</tr>
<tr>
<td>366</td>
<td>V_DIV_SCALE_F64</td>
<td>784</td>
<td>V_SUB_CO_U32</td>
</tr>
<tr>
<td>374</td>
<td>V_MAD_U64_U32</td>
<td>793</td>
<td>V_SUBREV_CO_U32</td>
</tr>
<tr>
<td>375</td>
<td>V_MAD_I64_I32</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

13.3. Vector ALU Formats
13.3.6. VOP3P

Format  VOP3P

Description  Vector ALU format taking one, two or three pairs of 16 bit inputs and producing two 16-bit outputs (packed into 1 dword).

Table 86. VOP3P Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDST</td>
<td>[7:0]</td>
<td>Destination VGPR</td>
</tr>
<tr>
<td>NEG_HI</td>
<td>[10:8]</td>
<td>Negate sources 0,1,2 of the high 16-bits.</td>
</tr>
<tr>
<td>OPSEL</td>
<td>[13:11]</td>
<td>Select low or high for low sources 0=[11], 1=[12], 2=[13].</td>
</tr>
<tr>
<td>OPSEL_HI2</td>
<td>[14]</td>
<td>Select low or high for high sources 0=[14], 1=[60], 2=[59].</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>110011</td>
</tr>
<tr>
<td>Field Name</td>
<td>Bits</td>
<td>Format or Description</td>
</tr>
<tr>
<td>------------</td>
<td>--------</td>
<td>-----------------------</td>
</tr>
<tr>
<td>SRC0</td>
<td>[40:32]</td>
<td>Source 0. First operand for the instruction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 - 105: SGPR0 to SGPR105: Scalar general-purpose registers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>106: VCC_LO: vcc[31:0].</td>
</tr>
<tr>
<td></td>
<td></td>
<td>107: VCC_HI: vcc[63:32].</td>
</tr>
<tr>
<td></td>
<td>108-123</td>
<td>TTMP0 - TTMP15: Trap handler temporary register.</td>
</tr>
<tr>
<td></td>
<td>124</td>
<td>M0. Memory register 0.</td>
</tr>
<tr>
<td></td>
<td>125</td>
<td>NULL</td>
</tr>
<tr>
<td></td>
<td>126</td>
<td>EXEC_LO: exec[31:0].</td>
</tr>
<tr>
<td></td>
<td>127</td>
<td>EXEC_HI: exec[63:32].</td>
</tr>
<tr>
<td></td>
<td>128</td>
<td>0.</td>
</tr>
<tr>
<td></td>
<td>129-192</td>
<td>Signed integer 1 to 64.</td>
</tr>
<tr>
<td></td>
<td>193-208</td>
<td>Signed integer -1 to -16.</td>
</tr>
<tr>
<td></td>
<td>209-232</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>233</td>
<td>DPP8</td>
</tr>
<tr>
<td></td>
<td>234</td>
<td>DPP8FI</td>
</tr>
<tr>
<td></td>
<td>235</td>
<td>SHARED_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>236</td>
<td>SHARED_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>237</td>
<td>PRIVATE_BASE (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>238</td>
<td>PRIVATE_LIMIT (Memory Aperture definition).</td>
</tr>
<tr>
<td></td>
<td>239</td>
<td>POPS_EXITING_WAVE_ID.</td>
</tr>
<tr>
<td></td>
<td>240</td>
<td>0.5.</td>
</tr>
<tr>
<td></td>
<td>241</td>
<td>-0.5.</td>
</tr>
<tr>
<td></td>
<td>242</td>
<td>1.0.</td>
</tr>
<tr>
<td></td>
<td>243</td>
<td>-1.0.</td>
</tr>
<tr>
<td></td>
<td>244</td>
<td>2.0.</td>
</tr>
<tr>
<td></td>
<td>245</td>
<td>-2.0.</td>
</tr>
<tr>
<td></td>
<td>246</td>
<td>4.0.</td>
</tr>
<tr>
<td></td>
<td>247</td>
<td>-4.0.</td>
</tr>
<tr>
<td></td>
<td>248</td>
<td>1/(2*PI).</td>
</tr>
<tr>
<td></td>
<td>249</td>
<td>SDWA</td>
</tr>
<tr>
<td></td>
<td>250</td>
<td>DPP16</td>
</tr>
<tr>
<td></td>
<td>251</td>
<td>VCCZ.</td>
</tr>
<tr>
<td></td>
<td>252</td>
<td>EXECZ.</td>
</tr>
<tr>
<td></td>
<td>253</td>
<td>SCC.</td>
</tr>
<tr>
<td></td>
<td>254</td>
<td>Reserved.</td>
</tr>
<tr>
<td></td>
<td>255</td>
<td>Literal constant.</td>
</tr>
<tr>
<td></td>
<td>256 - 511</td>
<td>VGPR 0 - 255</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRC1</td>
<td>[49:41]</td>
<td>Second input operand. Same options as SRC0.</td>
</tr>
<tr>
<td>SRC2</td>
<td>[58:50]</td>
<td>Third input operand. Same options as SRC0.</td>
</tr>
</tbody>
</table>

**Table 87. VOP3P Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>V_PK_MAD_I16</td>
<td>15</td>
<td>V_PK_ADD_F16</td>
</tr>
<tr>
<td>1</td>
<td>V_PK_MUL_LO_U16</td>
<td>16</td>
<td>V_PK_MUL_F16</td>
</tr>
<tr>
<td>2</td>
<td>V_PK_ADD_I16</td>
<td>17</td>
<td>V_PK_MIN_F16</td>
</tr>
<tr>
<td>3</td>
<td>V_PK_SUB_I16</td>
<td>18</td>
<td>V_PK_MAX_F16</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>---------</td>
<td>------------------------</td>
<td>---------</td>
<td>------------------------</td>
</tr>
<tr>
<td>4</td>
<td>V_PK_LSHLREV_B16</td>
<td>19</td>
<td>V_DOT2_F32_F16</td>
</tr>
<tr>
<td>5</td>
<td>V_PK_LSHRREV_B16</td>
<td>20</td>
<td>V_DOT2_I32_I16</td>
</tr>
<tr>
<td>6</td>
<td>V_PK_ASHRREV_I16</td>
<td>21</td>
<td>V_DOT2_U32_U16</td>
</tr>
<tr>
<td>7</td>
<td>V_PK_MAX_I16</td>
<td>22</td>
<td>V_DOT4_I32_I8</td>
</tr>
<tr>
<td>8</td>
<td>V_PK_MIN_I16</td>
<td>23</td>
<td>V_DOT4_U32_U8</td>
</tr>
<tr>
<td>9</td>
<td>V_PK_MAD_U16</td>
<td>24</td>
<td>V_DOT8_I32_I4</td>
</tr>
<tr>
<td>10</td>
<td>V_PK_ADD_U16</td>
<td>25</td>
<td>V_DOT8_U32_U4</td>
</tr>
<tr>
<td>11</td>
<td>V_PK_SUB_U16</td>
<td>26</td>
<td>V_FMA_MIX_F32</td>
</tr>
<tr>
<td>12</td>
<td>V_PK_MAX_U16</td>
<td>27</td>
<td>V_FMA_MIXLO_F16</td>
</tr>
<tr>
<td>13</td>
<td>V_PK_MIN_U16</td>
<td>28</td>
<td>V_FMA_MIXHI_F16</td>
</tr>
<tr>
<td>14</td>
<td>V_PK_FMA_F16</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

13.3.7. SDWA

**Format**

SDWA

**Description**

Sub-Dword Addressing. This is a second dword which can follow VOP1 or VOP2 instructions (in place of a literal constant) to control selection of sub-dword (8-bit and 16-bit) operands. Use of SDWA is indicated by assigning the SRC0 field to SDWA, and then the actual VGPR used as source-zero is determined in SDWA instruction word.

*Table 88. SDWA Fields*

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRC0</td>
<td>[39:32]</td>
<td>Real SRC0 operand (VGPR).</td>
</tr>
</tbody>
</table>
| DST_SEL    | [42:40] | Select the data destination:  
0 = data[7:0]  
1 = data[15:8]  
2 = data[23:16]  
3 = data[31:24]  
4 = data[15:0]  
5 = data[31:16]  
6 = data[31:0]  
7 = reserved |
### 13.3.8. SDWAB

**Format**

<table>
<thead>
<tr>
<th>S1</th>
<th>SRC1_ABS</th>
<th>SRC1_NEG</th>
<th>SRC1_SEXT</th>
<th>SRC0</th>
<th>SDST</th>
<th>SD</th>
<th>SRC0_SEL</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Sub-Dword Addressing. This is a second dword which can follow VOPC instructions (in place of a literal constant) to control selection of sub-dword (8-bit and 16-bit) operands. Use of SDWA is indicated by assigning the SRC0 field to SDWA, and then the actual VGPR used as source-zero is determined in SDWA instruction word. This version has a scalar destination.

#### Table 89. SDWAB Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRC0</td>
<td>[39:32]</td>
<td>Real SRC0 operand (VGPR).</td>
</tr>
<tr>
<td>SDST</td>
<td>[46:40]</td>
<td>Scalar GPR destination.</td>
</tr>
<tr>
<td>SD</td>
<td>[47]</td>
<td>Scalar destination type: 0 = VCC, 1 = normal SGPR.</td>
</tr>
<tr>
<td>SRC0_SEL</td>
<td>[50:48]</td>
<td>Source 0 select. Same options as DST_SEL.</td>
</tr>
</tbody>
</table>
### 13.3.9. DPP16

**Format**

DPP16

**Description**

Data Parallel Primitives over 16 lanes. This is a second dword which can follow VOP1, VOP2 or VOPC instructions (in place of a literal constant) to control selection of data from other lanes.

**Table 90. DPP16 Fields**

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRC0</td>
<td>[39:32]</td>
<td>Real SRC0 operand (VGPR).</td>
</tr>
<tr>
<td>DPP_CTRL</td>
<td>[48:40]</td>
<td>See next table: &quot;DPP_CTRL Enumeration&quot;</td>
</tr>
<tr>
<td>FI</td>
<td>[50]</td>
<td>Fetch invalid data: 0 = read zero for any inactive lanes; 1 = read VGPRs even for invalid lanes.</td>
</tr>
<tr>
<td>BC</td>
<td>[51]</td>
<td>Bounds Control: 0 = do not write when source is out of range, 1 = write.</td>
</tr>
<tr>
<td>SRC0_NEG</td>
<td>[52]</td>
<td>1 = negate source 0.</td>
</tr>
<tr>
<td>SRC0_ABS</td>
<td>[53]</td>
<td>1 = Absolute value of source 0.</td>
</tr>
<tr>
<td>SRC1_NEG</td>
<td>[54]</td>
<td>1 = negate source 1.</td>
</tr>
<tr>
<td>SRC1_ABS</td>
<td>[55]</td>
<td>1 = Absolute value of source 1.</td>
</tr>
<tr>
<td>Field Name</td>
<td>Bits</td>
<td>Format or Description</td>
</tr>
<tr>
<td>--------------</td>
<td>----------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>ROW_MASK</td>
<td>[63:60]</td>
<td>Row Mask Applies to the VGPR destination write only, does not impact the thread mask when fetching source VGPR data. 31==0: lanes[63:48] are disabled (wave 64 only) 30==0: lanes[47:32] are disabled (wave 64 only) 29==0: lanes[31:16] are disabled 28==0: lanes[15:0] are disabled</td>
</tr>
</tbody>
</table>

Table 91. DPP_CTRL Enumeration

<table>
<thead>
<tr>
<th>DPP_Cntl Enumeration</th>
<th>Hex Value</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPP_QUAD_PER M*</td>
<td>000-0FF</td>
<td>pix[n].srca = pix[(n&amp;0x3c)+ dpp_cntl[n%4<em>2+1 : n%4</em>2]].srca</td>
<td>Permute of four threads.</td>
</tr>
<tr>
<td>DPP_UNUSED</td>
<td>100</td>
<td>Undefined</td>
<td>Reserved.</td>
</tr>
<tr>
<td>DPP_ROW_SL*</td>
<td>101-10F</td>
<td>if ((n&amp;0xf) &lt; (16-cntl[3:0])) pix[n].srca = pix[n+ cntl[3:0]].srca else use bound_cntl</td>
<td>Row shift left by 1-15 threads.</td>
</tr>
<tr>
<td>DPP_ROW_SR*</td>
<td>111-11F</td>
<td>if ((n&amp;0xf) &gt;= cntl[3:0]) pix[n].srca = pix[n - cntl[3:0]].srca else use bound_cntl</td>
<td>Row shift right by 1-15 threads.</td>
</tr>
<tr>
<td>DPP_ROW_MIRROR*</td>
<td>140</td>
<td>pix[n].srca = pix[15-(n&amp;f)].srca</td>
<td>Mirror threads within row.</td>
</tr>
<tr>
<td>DPP_ROW_HALF_MIRROR*</td>
<td>141</td>
<td>pix[n].srca = pix[7-(n&amp;7)].srca</td>
<td>Mirror threads within row (8 threads).</td>
</tr>
</tbody>
</table>

13.3.10. DPP8

Format

DPP8

Description

Data Parallel Primitives over 8 lanes. This is a second dword which can follow VOP1, VOP2 or VOPC instructions (in place of a literal constant) to control selection of data from other lanes.

Table 92. DPP8 Fields
<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRC0</td>
<td>[39:32]</td>
<td>Real SRC0 operand (VGPR).</td>
</tr>
<tr>
<td>LANE_SEL0</td>
<td>42:40</td>
<td>Which lane to read for 1st output lane per 8-lane group</td>
</tr>
<tr>
<td>LANE_SEL1</td>
<td>45:43</td>
<td>Which lane to read for 2nd output lane per 8-lane group</td>
</tr>
<tr>
<td>LANE_SEL2</td>
<td>48:46</td>
<td>Which lane to read for 3rd output lane per 8-lane group</td>
</tr>
<tr>
<td>LANE_SEL3</td>
<td>51:49</td>
<td>Which lane to read for 4th output lane per 8-lane group</td>
</tr>
<tr>
<td>LANE_SEL4</td>
<td>54:52</td>
<td>Which lane to read for 5th output lane per 8-lane group</td>
</tr>
<tr>
<td>LANE_SEL5</td>
<td>57:55</td>
<td>Which lane to read for 6th output lane per 8-lane group</td>
</tr>
<tr>
<td>LANE_SEL6</td>
<td>60:58</td>
<td>Which lane to read for 7th output lane per 8-lane group</td>
</tr>
<tr>
<td>LANE_SEL7</td>
<td>63:61</td>
<td>Which lane to read for 8th output lane per 8-lane group</td>
</tr>
</tbody>
</table>

### 13.4. Vector Parameter Interpolation Format

#### 13.4.1. VINTRP

**Format**

VINTRP

**Description**

Vector Parameter Interpolation.
These opcodes perform parameter interpolation using vertex data in pixel shaders.

---

**Table 93. VINTRP Fields**

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSRC</td>
<td>[7:0]</td>
<td>SRC0 operand (VGPR).</td>
</tr>
<tr>
<td>ATTR_CHAN</td>
<td>[9:8]</td>
<td>Attribute channel: 0=X, 1=Y, 2=Z, 3=W</td>
</tr>
<tr>
<td>OP</td>
<td>[17:16]</td>
<td>Opcode:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: v_interp_p1_f32 : VDST = P10 * VSRC + P0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: v_interp_p2_f32: VDST = P20 * VSRC + VDST</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2: v_interp_mov_f32: VDST = (P0, P10 or P20 selected by VSRC[1:0])</td>
</tr>
<tr>
<td>VDST</td>
<td>[25:18]</td>
<td>Destination VGPR</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>110010</td>
</tr>
</tbody>
</table>

User must set VSRC to be different from VDST.
13.5. LDS and GDS format

13.5.1. DS

**Format**
LDS and GDS

**Description**
Local and Global Data Sharing instructions

### Table 94. DS Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFFSET0</td>
<td>[7:0]</td>
<td>First address offset</td>
</tr>
<tr>
<td>OFFSET1</td>
<td>[15:8]</td>
<td>Second address offset. For some opcodes this is concatenated with OFFSET0.</td>
</tr>
<tr>
<td>GDS</td>
<td>[16]</td>
<td>1=GDS, 0=LDS operation.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>110110</td>
</tr>
<tr>
<td>ADDR</td>
<td>[39:32]</td>
<td>VGPR which supplies the address.</td>
</tr>
<tr>
<td>DATA0</td>
<td>[47:40]</td>
<td>First data VGPR.</td>
</tr>
<tr>
<td>DATA1</td>
<td>[55:48]</td>
<td>Second data VGPR.</td>
</tr>
<tr>
<td>VDST</td>
<td>[63:56]</td>
<td>Destination VGPR when results returned to VGPRs.</td>
</tr>
</tbody>
</table>

### Table 95. DS Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>DS_ADD_U32</td>
<td>64</td>
<td>DS_ADD_U64</td>
</tr>
<tr>
<td>1</td>
<td>DS_SUB_U32</td>
<td>65</td>
<td>DS_SUB_U64</td>
</tr>
<tr>
<td>2</td>
<td>DS_RSUB_U32</td>
<td>66</td>
<td>DS_RSUB_U64</td>
</tr>
<tr>
<td>3</td>
<td>DS_INC_U32</td>
<td>67</td>
<td>DS_INC_U64</td>
</tr>
<tr>
<td>4</td>
<td>DS_DEC_U32</td>
<td>68</td>
<td>DS_DEC_U64</td>
</tr>
<tr>
<td>5</td>
<td>DS_MIN_I32</td>
<td>69</td>
<td>DS_MIN_I64</td>
</tr>
<tr>
<td>6</td>
<td>DS_MAX_I32</td>
<td>70</td>
<td>DS_MAX_I64</td>
</tr>
<tr>
<td>7</td>
<td>DS_MIN_U32</td>
<td>71</td>
<td>DS_MIN_U64</td>
</tr>
<tr>
<td>8</td>
<td>DS_MAX_U32</td>
<td>72</td>
<td>DS_MAX_U64</td>
</tr>
<tr>
<td>9</td>
<td>DS_AND_B32</td>
<td>73</td>
<td>DS_AND_B64</td>
</tr>
<tr>
<td>10</td>
<td>DS_OR_B32</td>
<td>74</td>
<td>DS_OR_B64</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>---------</td>
<td>--------------------</td>
<td>---------</td>
<td>--------------------</td>
</tr>
<tr>
<td>11</td>
<td>DS_XOR_B32</td>
<td>75</td>
<td>DS_XOR_B64</td>
</tr>
<tr>
<td>12</td>
<td>DS_MSKOR_B32</td>
<td>76</td>
<td>DS_MSKOR_B64</td>
</tr>
<tr>
<td>13</td>
<td>DS_WRITE_B32</td>
<td>77</td>
<td>DS_WRITE_B64</td>
</tr>
<tr>
<td>14</td>
<td>DS_WRITE2_B32</td>
<td>78</td>
<td>DS_WRITE2_B64</td>
</tr>
<tr>
<td>15</td>
<td>DS_WRITE2ST64_B32</td>
<td>79</td>
<td>DS_WRITE2ST64_B64</td>
</tr>
<tr>
<td>16</td>
<td>DS_CMPST_B32</td>
<td>80</td>
<td>DS_CMPST_B64</td>
</tr>
<tr>
<td>17</td>
<td>DS_CMPST_F32</td>
<td>81</td>
<td>DS_CMPST_F64</td>
</tr>
<tr>
<td>18</td>
<td>DS_MIN_F32</td>
<td>82</td>
<td>DS_MIN_F64</td>
</tr>
<tr>
<td>19</td>
<td>DS_MAX_F32</td>
<td>83</td>
<td>DS_MAX_F64</td>
</tr>
<tr>
<td>20</td>
<td>DS_NOP</td>
<td>85</td>
<td>DS_ADD_RTN_F32</td>
</tr>
<tr>
<td>21</td>
<td>DS_ADD_F32</td>
<td>96</td>
<td>DS_ADD_RTN_U64</td>
</tr>
<tr>
<td>24</td>
<td>DS_GWS_SEMA_RELEASE_ALL</td>
<td>97</td>
<td>DS_SUB_RTN_U64</td>
</tr>
<tr>
<td>25</td>
<td>DS_GWS_INIT</td>
<td>98</td>
<td>DS_RSUB_RTN_U64</td>
</tr>
<tr>
<td>26</td>
<td>DS_GWS_SEMA_V</td>
<td>99</td>
<td>DS_INC_RTN_U64</td>
</tr>
<tr>
<td>27</td>
<td>DS_GWS_SEMA_BR</td>
<td>100</td>
<td>DS_DEC_RTN_U64</td>
</tr>
<tr>
<td>28</td>
<td>DS_GWS_SEMA_P</td>
<td>101</td>
<td>DS_MIN_RTN_I64</td>
</tr>
<tr>
<td>29</td>
<td>DS_GWS_BARRIER</td>
<td>102</td>
<td>DS_MAX_RTN_I64</td>
</tr>
<tr>
<td>30</td>
<td>DS_WRITE_B8</td>
<td>103</td>
<td>DS_MIN_RTN_U32</td>
</tr>
<tr>
<td>31</td>
<td>DS_WRITE_B16</td>
<td>104</td>
<td>DS_MAX_RTN_U32</td>
</tr>
<tr>
<td>32</td>
<td>DS_ADD_RTN_U32</td>
<td>105</td>
<td>DS_AND_RTN_B64</td>
</tr>
<tr>
<td>33</td>
<td>DS_SUB_RTN_U32</td>
<td>106</td>
<td>DS_OR_RTN_B64</td>
</tr>
<tr>
<td>34</td>
<td>DS_RSUB_RTN_U32</td>
<td>107</td>
<td>DS_XOR_RTN_B64</td>
</tr>
<tr>
<td>35</td>
<td>DS_INC_RTN_U32</td>
<td>108</td>
<td>DS_MSKOR_RTN_B64</td>
</tr>
<tr>
<td>36</td>
<td>DS_DEC_RTN_U32</td>
<td>109</td>
<td>DS_WRXCHG_RTN_B64</td>
</tr>
<tr>
<td>37</td>
<td>DS_MIN_RTN_I32</td>
<td>110</td>
<td>DS_WRXCHG2_RTN_B64</td>
</tr>
<tr>
<td>38</td>
<td>DS_MAX_RTN_I32</td>
<td>111</td>
<td>DS_WRXCHG2ST64_RTN_B64</td>
</tr>
<tr>
<td>39</td>
<td>DS_MIN_RTN_U32</td>
<td>112</td>
<td>DS_CMPST_RTN_B64</td>
</tr>
<tr>
<td>40</td>
<td>DS_MAX_RTN_U32</td>
<td>113</td>
<td>DS_CMPST_RTN_F64</td>
</tr>
<tr>
<td>41</td>
<td>DS_AND_RTN_B32</td>
<td>114</td>
<td>DS_MIN_RTN_F64</td>
</tr>
<tr>
<td>42</td>
<td>DS_OR_RTN_B32</td>
<td>115</td>
<td>DS_MAX_RTN_F64</td>
</tr>
<tr>
<td>43</td>
<td>DS_XOR_RTN_B32</td>
<td>118</td>
<td>DS_READ_B64</td>
</tr>
<tr>
<td>44</td>
<td>DS_MSKOR_RTN_B32</td>
<td>119</td>
<td>DS_READ2_B64</td>
</tr>
<tr>
<td>45</td>
<td>DS_WRXCHG_RTN_B32</td>
<td>120</td>
<td>DS_READ2ST64_B64</td>
</tr>
<tr>
<td>46</td>
<td>DS_WRXCHG2_RTN_B32</td>
<td>126</td>
<td>DS_CONDXCHG32_RTN_B64</td>
</tr>
</tbody>
</table>

13.5. LDS and GDS format
13.6. Vector Memory Buffer Formats

There are two memory buffer instruction formats:

**MTBUF**

typed buffer access (data type is defined by the instruction)

**MUBUF**

untyped buffer access (data type is defined by the buffer / resource-constant)

### 13.6.1. MTBUF

[Diagram of MTBUF format]

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>47</td>
<td>DS_WRXCHG2ST64_RTN_B32</td>
<td>160</td>
<td>DS_WRITE_B8_D16_HI</td>
</tr>
<tr>
<td>48</td>
<td>DS_CMPST_RTN_B32</td>
<td>161</td>
<td>DS_WRITE_B16_D16_HI</td>
</tr>
<tr>
<td>49</td>
<td>DS_CMPST_RTN_F32</td>
<td>162</td>
<td>DS_READ_U8_D16</td>
</tr>
<tr>
<td>50</td>
<td>DS_MIN_RTN_F32</td>
<td>163</td>
<td>DS_READ_U8_D16_HI</td>
</tr>
<tr>
<td>51</td>
<td>DS_MAX_RTN_F32</td>
<td>164</td>
<td>DS_READ_I8_D16</td>
</tr>
<tr>
<td>52</td>
<td>DS_WRAP_RTN_B32</td>
<td>165</td>
<td>DS_READ_I8_D16_HI</td>
</tr>
<tr>
<td>53</td>
<td>DS_SWIZZLE_B32</td>
<td>166</td>
<td>DS_READ_U16_D16</td>
</tr>
<tr>
<td>54</td>
<td>DS_READ_B32</td>
<td>167</td>
<td>DS_READ_U16_D16_HI</td>
</tr>
<tr>
<td>55</td>
<td>DS_READ2_B32</td>
<td>176</td>
<td>DS_WRITE_ADDTID_B32</td>
</tr>
<tr>
<td>56</td>
<td>DS_READ2ST64_B32</td>
<td>177</td>
<td>DS_READ_ADDTID_B32</td>
</tr>
<tr>
<td>57</td>
<td>DS_READ_I8</td>
<td>178</td>
<td>DS_PERMUTE_B32</td>
</tr>
<tr>
<td>58</td>
<td>DS_READ_U8</td>
<td>179</td>
<td>DS_BPERMUTE_B32</td>
</tr>
<tr>
<td>59</td>
<td>DS_READ_I16</td>
<td>222</td>
<td>DS_WRITE_B96</td>
</tr>
<tr>
<td>60</td>
<td>DS_READ_U16</td>
<td>223</td>
<td>DS_WRITE_B128</td>
</tr>
<tr>
<td>61</td>
<td>DS_CONSUME</td>
<td>254</td>
<td>DS_READ_B96</td>
</tr>
<tr>
<td>62</td>
<td>DS_APPEND</td>
<td>255</td>
<td>DS_READ_B128</td>
</tr>
<tr>
<td>63</td>
<td>DS_ORDERED_COUNT</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 96. MTBUF Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFFEN</td>
<td>[12]</td>
<td>1 = enable offset VGPR, 0 = use zero for address offset</td>
</tr>
<tr>
<td>IDXEN</td>
<td>[13]</td>
<td>1 = enable index VGPR, 0 = use zero for address index</td>
</tr>
<tr>
<td>GLC</td>
<td>[14]</td>
<td>0 = normal, 1 = globally coherent (bypass L0 cache) or for atomics, return pre-op value to VGPR.</td>
</tr>
<tr>
<td>DLC</td>
<td>[15]</td>
<td>0 = normal, 1 = Device Coherent</td>
</tr>
<tr>
<td>OP</td>
<td>[53], [18:16]</td>
<td>Opcode. See table below. (combined bits 53 with 18-16 to form opcode)</td>
</tr>
<tr>
<td>DFMT</td>
<td>25:19</td>
<td>Data Format of data in memory buffer. See chapter 8 for encoding. Buffer Image format Table</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>111010</td>
</tr>
<tr>
<td>VADDR</td>
<td>[39:32]</td>
<td>Address of VGPR to supply first component of address (offset or index). When both index and offset are used, index is in the first VGPR and offset in the second.</td>
</tr>
<tr>
<td>VDATA</td>
<td>[47:40]</td>
<td>Address of VGPR to supply first component of write data or receive first component of read-data.</td>
</tr>
<tr>
<td>SRSRC</td>
<td>[52:48]</td>
<td>SGPR to supply V# (resource constant) in 4 or 8 consecutive SGPRs. It is missing 2 LSB's of SGPR-address since it is aligned to 4 SGPRs.</td>
</tr>
<tr>
<td>SLC</td>
<td>[54]</td>
<td>System Level Coherent. Used in conjunction with DLC to determine L2 cache policies.</td>
</tr>
<tr>
<td>TFE</td>
<td>[55]</td>
<td>Partially resident texture, texture fail enable.</td>
</tr>
<tr>
<td>SOFFSET</td>
<td>[63:56]</td>
<td>Address offset, unsigned byte.</td>
</tr>
</tbody>
</table>

### Table 97. MTBUF Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>TBUFFER_LOAD_FORMAT_X</td>
<td>8</td>
<td>TBUFFER_LOAD_FORMAT_D16_X</td>
</tr>
<tr>
<td>1</td>
<td>TBUFFER_LOAD_FORMAT_XY</td>
<td>9</td>
<td>TBUFFER_LOAD_FORMAT_D16_XY</td>
</tr>
<tr>
<td>2</td>
<td>TBUFFER_LOAD_FORMAT_XYZ</td>
<td>10</td>
<td>TBUFFER_LOAD_FORMAT_D16_XYZ</td>
</tr>
<tr>
<td>3</td>
<td>TBUFFER_LOAD_FORMAT_XYZW</td>
<td>11</td>
<td>TBUFFER_LOAD_FORMAT_D16_XYZW</td>
</tr>
<tr>
<td>4</td>
<td>TBUFFER_STORE_FORMAT_X</td>
<td>12</td>
<td>TBUFFER_STORE_FORMAT_D16_X</td>
</tr>
<tr>
<td>5</td>
<td>TBUFFER_STORE_FORMAT_XY</td>
<td>13</td>
<td>TBUFFER_STORE_FORMAT_D16_XY</td>
</tr>
<tr>
<td>6</td>
<td>TBUFFER_STORE_FORMAT_XYZ</td>
<td>14</td>
<td>TBUFFER_STORE_FORMAT_D16_XYZ</td>
</tr>
<tr>
<td>7</td>
<td>TBUFFER_STORE_FORMAT_XYZW</td>
<td>15</td>
<td>TBUFFER_STORE_FORMAT_D16_XYZW</td>
</tr>
</tbody>
</table>
13.6.2. MUBUF

**Format**
MUBUF

**Description**
Memory Untyped-Buffer Instructions

### Table 98. MUBUF Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OFFEN</td>
<td>[12]</td>
<td>1 = enable offset VGPR, 0 = use zero for address offset</td>
</tr>
<tr>
<td>IDXEN</td>
<td>[13]</td>
<td>1 = enable index VGPR, 0 = use zero for address index</td>
</tr>
<tr>
<td>GLC</td>
<td>[14]</td>
<td>0 = normal, 1 = globally coherent (bypass L0 cache) or for atomics, return pre-op value to VGPR.</td>
</tr>
<tr>
<td>DLC</td>
<td>[15]</td>
<td>0 = normal, 1 = Device Coherent</td>
</tr>
<tr>
<td>LDS</td>
<td>[16]</td>
<td>0 = normal, 1 = transfer data between LDS and memory instead of VGPRs and memory.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>111000</td>
</tr>
<tr>
<td>VADDR</td>
<td>[39:32]</td>
<td>Address of VGPR to supply first component of address (offset or index). When both index and offset are used, index is in the first VGPR and offset in the second.</td>
</tr>
<tr>
<td>VDATA</td>
<td>[47:40]</td>
<td>Address of VGPR to supply first component of write data or receive first component of read-data.</td>
</tr>
<tr>
<td>SRSRC</td>
<td>[52:48]</td>
<td>SGPR to supply V# (resource constant) in 4 or 8 consecutive SGPRs. It is missing 2 LSB's of SGPR-address since it is aligned to 4 SGPRs.</td>
</tr>
<tr>
<td>SLC</td>
<td>[54]</td>
<td>System Level Coherent. Used in conjunction with DLC to determine L2 cache policies.</td>
</tr>
<tr>
<td>TFE</td>
<td>[55]</td>
<td>Partially resident texture, texture fail enable.</td>
</tr>
<tr>
<td>SOFFSET</td>
<td>[63:56]</td>
<td>Address offset, unsigned byte.</td>
</tr>
</tbody>
</table>

### Table 99. MUBUF Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>BUFFER_LOAD_FORMAT_X</td>
<td>54</td>
<td>BUFFER_ATOMIC_UMIN</td>
</tr>
<tr>
<td>1</td>
<td>BUFFER_LOAD_FORMAT_XY</td>
<td>55</td>
<td>BUFFER_ATOMIC_SMAX</td>
</tr>
<tr>
<td>2</td>
<td>BUFFER_LOAD_FORMAT_XYZ</td>
<td>56</td>
<td>BUFFER_ATOMIC_UMAX</td>
</tr>
<tr>
<td>3</td>
<td>BUFFER_LOAD_FORMAT_XYZW</td>
<td>57</td>
<td>BUFFER_ATOMIC_AND</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>---------</td>
<td>---------------------------</td>
<td>---------</td>
<td>---------------------------</td>
</tr>
<tr>
<td>4</td>
<td>BUFFER_STORE_FORMAT_X</td>
<td>58</td>
<td>BUFFER_ATOMIC.OR</td>
</tr>
<tr>
<td>5</td>
<td>BUFFER_STORE_FORMAT_XY</td>
<td>59</td>
<td>BUFFER_ATOMIC.XOR</td>
</tr>
<tr>
<td>6</td>
<td>BUFFER_STORE_FORMAT_XYZ</td>
<td>60</td>
<td>BUFFER_ATOMIC_INC</td>
</tr>
<tr>
<td>7</td>
<td>BUFFER_STORE_FORMAT_XYZW</td>
<td>61</td>
<td>BUFFER_ATOMIC_DEC</td>
</tr>
<tr>
<td>8</td>
<td>BUFFER_LOAD_UBYTE</td>
<td>62</td>
<td>BUFFER_ATOMIC_FCMPSWAP</td>
</tr>
<tr>
<td>9</td>
<td>BUFFER_LOAD_SBYTE</td>
<td>63</td>
<td>BUFFER_ATOMIC_FMIN</td>
</tr>
<tr>
<td>10</td>
<td>BUFFER_LOAD_USHORT</td>
<td>64</td>
<td>BUFFER_ATOMIC_FMAX</td>
</tr>
<tr>
<td>11</td>
<td>BUFFER_LOAD_SSHORT</td>
<td>80</td>
<td>BUFFER_ATOMIC_SWAP_X2</td>
</tr>
<tr>
<td>12</td>
<td>BUFFER_LOAD_DWORD</td>
<td>81</td>
<td>BUFFER_ATOMIC_CMP_SWAP_X2</td>
</tr>
<tr>
<td>13</td>
<td>BUFFER_LOAD_DWORDX2</td>
<td>82</td>
<td>BUFFER_ATOMIC_ADD_X2</td>
</tr>
<tr>
<td>14</td>
<td>BUFFER_LOAD_DWORDX4</td>
<td>83</td>
<td>BUFFER_ATOMIC_SUB_X2</td>
</tr>
<tr>
<td>15</td>
<td>BUFFER_LOAD_DWORDX3</td>
<td>85</td>
<td>BUFFER_ATOMIC_SMIN_X2</td>
</tr>
<tr>
<td>24</td>
<td>BUFFER_STORE_BYTE</td>
<td>86</td>
<td>BUFFER_ATOMIC_U_MIN_X2</td>
</tr>
<tr>
<td>25</td>
<td>BUFFER_STORE_BYTE_D16_HI</td>
<td>87</td>
<td>BUFFER_ATOMIC_SMAX_X2</td>
</tr>
<tr>
<td>26</td>
<td>BUFFER_STORE_SHORT</td>
<td>88</td>
<td>BUFFER_ATOMIC_U_MAX_X2</td>
</tr>
<tr>
<td>27</td>
<td>BUFFER_STORE_SHORT_D16_HI</td>
<td>89</td>
<td>BUFFER_ATOMIC_AND_X2</td>
</tr>
<tr>
<td>28</td>
<td>BUFFER_STORE_DWORD</td>
<td>90</td>
<td>BUFFER_ATOMIC_OR_X2</td>
</tr>
<tr>
<td>29</td>
<td>BUFFER_STORE_DWORDX2</td>
<td>91</td>
<td>BUFFER_ATOMIC_XOR_X2</td>
</tr>
<tr>
<td>30</td>
<td>BUFFER_STORE_DWORDX4</td>
<td>92</td>
<td>BUFFER_ATOMIC_INC_X2</td>
</tr>
<tr>
<td>31</td>
<td>BUFFER_STORE_DWORDX3</td>
<td>93</td>
<td>BUFFER_ATOMIC_DEC_X2</td>
</tr>
<tr>
<td>32</td>
<td>BUFFER_LOAD_UBYTE_D16</td>
<td>94</td>
<td>BUFFER_ATOMIC_FCMPSWAP_X2</td>
</tr>
<tr>
<td>33</td>
<td>BUFFER_LOAD_UBYTE_D16_HI</td>
<td>95</td>
<td>BUFFER_ATOMIC_FMIN_X2</td>
</tr>
<tr>
<td>34</td>
<td>BUFFER_LOAD_SBYTE_D16</td>
<td>96</td>
<td>BUFFER_ATOMIC_FMAX_X2</td>
</tr>
<tr>
<td>35</td>
<td>BUFFER_LOAD_SBYTE_D16_HI</td>
<td>113</td>
<td>BUFFER_GL0_INV</td>
</tr>
<tr>
<td>36</td>
<td>BUFFER_LOAD_SHORT_D16</td>
<td>114</td>
<td>BUFFER_GL1_INV</td>
</tr>
<tr>
<td>37</td>
<td>BUFFER_LOAD_SHORT_D16_HI</td>
<td>128</td>
<td>BUFFER_LOAD_FORMAT_D16_X</td>
</tr>
<tr>
<td>38</td>
<td>BUFFER_LOAD_FORMAT_D16_HI_X</td>
<td>129</td>
<td>BUFFER_LOAD_FORMAT_D16_XY</td>
</tr>
<tr>
<td>39</td>
<td>BUFFER_STORE_FORMAT_D16_HI_X</td>
<td>130</td>
<td>BUFFER_LOAD_FORMAT_D16_XYZ</td>
</tr>
<tr>
<td>48</td>
<td>BUFFER_ATOMIC_SWAP</td>
<td>131</td>
<td>BUFFER_LOAD_FORMAT_D16_XYZW</td>
</tr>
<tr>
<td>49</td>
<td>BUFFER_ATOMIC_CMP_SWAP</td>
<td>132</td>
<td>BUFFER_STORE_FORMAT_D16_X</td>
</tr>
<tr>
<td>50</td>
<td>BUFFER_ATOMIC_ADD</td>
<td>133</td>
<td>BUFFER_STORE_FORMAT_D16_XY</td>
</tr>
<tr>
<td>51</td>
<td>BUFFER_ATOMIC_SUB</td>
<td>134</td>
<td>BUFFER_STORE_FORMAT_D16_XYZ</td>
</tr>
<tr>
<td>52</td>
<td>BUFFER_ATOMIC_CM_SUB</td>
<td>135</td>
<td>BUFFER_STORE_FORMAT_D16_XYZW</td>
</tr>
<tr>
<td>53</td>
<td>BUFFER_ATOMIC_SMIN</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

13.6. Vector Memory Buffer Formats
13.7. Vector Memory Image Format

13.7.1. MIMG

Memory Image instructions (MIMG format) can be between 2 and 5 dwords. There are two variations of the instruction:

- Normal, where the address VGPRs are specified in the "ADDR" field, and are a contiguous set of VGPRs. This is a 2-dword instruction.
- Non-Sequential-Address (NSA), where each address VGPR is specified individually and the address VGPRs can be scattered. This version uses 1-3 extra dwords to specify the individual address VGPRs.

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NSA</td>
<td>[2:1]</td>
<td>Non-sequential address. Specifies how many additional instruction dwords exist (0-3).</td>
</tr>
<tr>
<td>DLC</td>
<td>[7]</td>
<td>0 = normal, 1 = Device Coherent</td>
</tr>
</tbody>
</table>
| DMASK      | [11:8]| Data VGPR enable mask: 1 .. 4 consecutive VGPRs
Reads: defines which components are returned:
0=red,1=green,2=blue,3=alpha
Writes: defines which components are written with data from VGPRs (missing components get 0).
Enabled components come from consecutive VGPRs.
E.G. dmask=1001 : Red is in VGPRn and alpha in VGPRn+1.
For D16 writes, DMASK is only used as a word count: each bit represents 16 bits of data to be written starting at the LSB’s of VDATA, then MSBs, then VDATA+1 etc. Bit position is ignored. |
<p>| UNRM       | [12] | Force address to be un-normalized. User must set to 1 for Image stores &amp; atomics. |</p>
<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GLC</td>
<td>[13]</td>
<td>0 = normal, 1 = globally coherent (bypass L0 cache) or for atomics, return pre-op value to VGPR.</td>
</tr>
<tr>
<td>R128</td>
<td>[15]</td>
<td>Resource constant size: 1 = 128bit, 0 = 256bit</td>
</tr>
<tr>
<td>TFE</td>
<td>[16]</td>
<td>Partially resident texture, texture fail enable.</td>
</tr>
<tr>
<td>LWE</td>
<td>[17]</td>
<td>LOD Warning Enable. When set to 1, a texture fetch may return &quot;LOD_CLAMPED = 1&quot;.</td>
</tr>
<tr>
<td>OP</td>
<td>[0],[24:18]</td>
<td>Opcode. See table below. (combine bits zero and 18-24 to form opcode).</td>
</tr>
<tr>
<td>SLC</td>
<td>[25]</td>
<td>System Level Coherent. Used in conjunction with DLC to determine L2 cache policies.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>111100</td>
</tr>
<tr>
<td>VADDR</td>
<td>[39:32]</td>
<td>Address of VGPR to supply first component of address (offset or index). When both index and offset are used, index is in the first VGPR and offset in the second.</td>
</tr>
<tr>
<td>VDATA</td>
<td>[47:40]</td>
<td>Address of VGPR to supply first component of write data or receive first component of read-data.</td>
</tr>
<tr>
<td>SRSRC</td>
<td>[52:48]</td>
<td>SGPR to supply V# (resource constant) in 4 or 8 consecutive SGPRs. It is missing 2 LSB’s of SGPR-address since it is aligned to 4 SGPRs.</td>
</tr>
<tr>
<td>SSAMP</td>
<td>[57:53]</td>
<td>SGPR to supply V# (resource constant) in 4 or 8 consecutive SGPRs. It is missing 2 LSB’s of SGPR-address since it is aligned to 4 SGPRs.</td>
</tr>
<tr>
<td>A16</td>
<td>[62]</td>
<td>Address components are 16-bits (instead of the usual 32 bits). When set, all address components are 16 bits (packed into 2 per dword), except: Texel offsets (3 6bit UINT packed into 1 dword) PCF reference (for &quot;_C&quot; instructions) Address components are 16b uint for image ops without sampler; 16b float with sampler.</td>
</tr>
<tr>
<td>D16</td>
<td>[63]</td>
<td>Address offset, unsigned byte.</td>
</tr>
</tbody>
</table>

**Table 101. MIMG Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>IMAGE_LOAD</td>
<td>53</td>
<td>IMAGE_SAMPLE_B_O</td>
</tr>
<tr>
<td>1</td>
<td>IMAGE_LOAD_MIP</td>
<td>54</td>
<td>IMAGE_SAMPLE_B_CL_O</td>
</tr>
<tr>
<td>2</td>
<td>IMAGE_LOAD_PCK</td>
<td>55</td>
<td>IMAGE_SAMPLE_LZ_O</td>
</tr>
<tr>
<td>3</td>
<td>IMAGE_LOAD_PCK_SGN</td>
<td>56</td>
<td>IMAGE_SAMPLE_C_O</td>
</tr>
<tr>
<td>4</td>
<td>IMAGE_LOAD_MIP_PCK</td>
<td>57</td>
<td>IMAGE_SAMPLE_C_CL_O</td>
</tr>
<tr>
<td>5</td>
<td>IMAGE_LOAD_MIP_PCK_SGN</td>
<td>58</td>
<td>IMAGE_SAMPLE_C_D_O</td>
</tr>
<tr>
<td>8</td>
<td>IMAGE_STORE</td>
<td>59</td>
<td>IMAGE_SAMPLE_C_D_CL_O</td>
</tr>
<tr>
<td>9</td>
<td>IMAGE_STORE_MIP</td>
<td>60</td>
<td>IMAGE_SAMPLE_C_L_O</td>
</tr>
<tr>
<td>10</td>
<td>IMAGE_STORE_PCK</td>
<td>61</td>
<td>IMAGE_SAMPLE_C_B_O</td>
</tr>
<tr>
<td>Opcode #</td>
<td>Name</td>
<td>Opcode #</td>
<td>Name</td>
</tr>
<tr>
<td>----------</td>
<td>------------------------</td>
<td>----------</td>
<td>---------------------------</td>
</tr>
<tr>
<td>11</td>
<td>IMAGE_STORE_MIP_PCK</td>
<td>62</td>
<td>IMAGE_SAMPLE_C_B_CL_O</td>
</tr>
<tr>
<td>14</td>
<td>IMAGE_GET_RESINFO</td>
<td>63</td>
<td>IMAGE_SAMPLE_C_LZ_O</td>
</tr>
<tr>
<td>15</td>
<td>IMAGE_ATOMIC_SWAP</td>
<td>64</td>
<td>IMAGE_GATHER4</td>
</tr>
<tr>
<td>16</td>
<td>IMAGE_ATOMIC_CMP_SWAP</td>
<td>65</td>
<td>IMAGE_GATHER4_CL</td>
</tr>
<tr>
<td>17</td>
<td>IMAGE_ATOMIC_ADD</td>
<td>68</td>
<td>IMAGE_GATHER4_L</td>
</tr>
<tr>
<td>18</td>
<td>IMAGE_ATOMIC_SUB</td>
<td>69</td>
<td>IMAGE_GATHER4_B</td>
</tr>
<tr>
<td>20</td>
<td>IMAGE_ATOMIC_SMIN</td>
<td>70</td>
<td>IMAGE_GATHER4_B_CL</td>
</tr>
<tr>
<td>21</td>
<td>IMAGE_ATOMIC_UMIN</td>
<td>71</td>
<td>IMAGE_GATHER4_LZ</td>
</tr>
<tr>
<td>22</td>
<td>IMAGE_ATOMIC_SMAX</td>
<td>72</td>
<td>IMAGE_GATHER4_C</td>
</tr>
<tr>
<td>23</td>
<td>IMAGE_ATOMIC_UMAX</td>
<td>73</td>
<td>IMAGE_GATHER4_C_CL</td>
</tr>
<tr>
<td>24</td>
<td>IMAGE_ATOMIC_AND</td>
<td>76</td>
<td>IMAGE_GATHER4_C_L</td>
</tr>
<tr>
<td>25</td>
<td>IMAGE_ATOMIC_OR</td>
<td>77</td>
<td>IMAGE_GATHER4_C_B</td>
</tr>
<tr>
<td>26</td>
<td>IMAGE_ATOMIC_XOR</td>
<td>78</td>
<td>IMAGE_GATHER4_C_B_CL</td>
</tr>
<tr>
<td>27</td>
<td>IMAGE_ATOMIC_INC</td>
<td>79</td>
<td>IMAGE_GATHER4_C_LZ</td>
</tr>
<tr>
<td>28</td>
<td>IMAGE_ATOMIC_DEC</td>
<td>80</td>
<td>IMAGE_GATHER4_O</td>
</tr>
<tr>
<td>29</td>
<td>IMAGE_ATOMIC_FCMPSWAP</td>
<td>81</td>
<td>IMAGE_GATHER4_CL_O</td>
</tr>
<tr>
<td>30</td>
<td>IMAGE_ATOMIC_FMIN</td>
<td>84</td>
<td>IMAGE_GATHER4_L_O</td>
</tr>
<tr>
<td>31</td>
<td>IMAGE_ATOMIC_FMAX</td>
<td>85</td>
<td>IMAGE_GATHER4_B_O</td>
</tr>
<tr>
<td>32</td>
<td>IMAGE_SAMPLE</td>
<td>86</td>
<td>IMAGE_GATHER4_B_CL_O</td>
</tr>
<tr>
<td>33</td>
<td>IMAGE_SAMPLE_CL</td>
<td>87</td>
<td>IMAGE_GATHER4_LZ_O</td>
</tr>
<tr>
<td>34</td>
<td>IMAGE_SAMPLE_D</td>
<td>88</td>
<td>IMAGE_GATHER4_C_O</td>
</tr>
<tr>
<td>35</td>
<td>IMAGE_SAMPLE_D_CL</td>
<td>89</td>
<td>IMAGE_GATHER4_C_CL_O</td>
</tr>
<tr>
<td>36</td>
<td>IMAGE_SAMPLE_L</td>
<td>92</td>
<td>IMAGE_GATHER4_C_L_O</td>
</tr>
<tr>
<td>37</td>
<td>IMAGE_SAMPLE_B</td>
<td>93</td>
<td>IMAGE_GATHER4_C_B_O</td>
</tr>
<tr>
<td>38</td>
<td>IMAGE_SAMPLE_B_CL</td>
<td>94</td>
<td>IMAGE_GATHER4_C_B_CL_O</td>
</tr>
<tr>
<td>39</td>
<td>IMAGE_SAMPLE_LZ</td>
<td>95</td>
<td>IMAGE_GATHER4_C_LZ_O</td>
</tr>
<tr>
<td>40</td>
<td>IMAGE_SAMPLE_C</td>
<td>96</td>
<td>IMAGE_GET_LOD</td>
</tr>
<tr>
<td>41</td>
<td>IMAGE_SAMPLE_C_CL</td>
<td>97</td>
<td>IMAGE_GATHER4H</td>
</tr>
<tr>
<td>42</td>
<td>IMAGE_SAMPLE_C_D</td>
<td>128</td>
<td>IMAGE_MSA LOAD</td>
</tr>
<tr>
<td>43</td>
<td>IMAGE_SAMPLE_C_D_CL</td>
<td>162</td>
<td>IMAGE_SAMPLE_D_G16</td>
</tr>
<tr>
<td>44</td>
<td>IMAGE_SAMPLE_C_L</td>
<td>163</td>
<td>IMAGE_SAMPLE_D_CL_G16</td>
</tr>
<tr>
<td>45</td>
<td>IMAGE_SAMPLE_C_B</td>
<td>170</td>
<td>IMAGE_SAMPLE_C_D_G16</td>
</tr>
<tr>
<td>46</td>
<td>IMAGE_SAMPLE_C_B_CL</td>
<td>171</td>
<td>IMAGE_SAMPLE_C_D_CL_G16</td>
</tr>
<tr>
<td>47</td>
<td>IMAGE_SAMPLE_C_LZ</td>
<td>178</td>
<td>IMAGE_SAMPLE_D_O_G16</td>
</tr>
</tbody>
</table>
13.8. Flat Formats

Flat memory instruction come in three versions: FLAT:: memory address (per work-item) may be in global memory, scratch (private) memory or shared memory (LDS) GLOBAL:: same as FLAT, but assumes all memory addresses are global memory. SCRATCH:: same as FLAT, but assumes all memory addresses are scratch (private) memory.

The microcode format is identical for each, and only the value of the SEG (segment) field differs.

13.8.1. FLAT

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
</table>
| OFFSET     | [11:0] | Address offset  
Scratch, Global: 12-bit signed byte offset  
FLAT: 11-bit unsigned offset (MSB is ignored) |
<p>| DLC        | [12]  | 0 = normal, 1 = Device Coherent |
| LDS        | [13]  | 0 = normal, 1 = transfer data between LDS and memory instead of VGPRs and memory. |
| SEG        | [15:14] | Memory Segment (instruction type): 0 = flat, 1 = scratch, 2 = global. |
| GLC        | [16]  | 0 = normal, 1 = globally coherent (bypass L0 cache) or for atomics, return pre-op value to VGPR. |
| SLC        | [17]  | System Level Coherent. Used in conjunction with DLC to determine L2 cache policies. |</p>
<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>110111</td>
</tr>
<tr>
<td>ADDR</td>
<td>[39:32]</td>
<td>VGPR which holds address or offset. For 64-bit addresses, ADDR has the LSB's and ADDR+1 has the MSBs. For offset a single VGPR has a 32 bit unsigned offset. For FLAT_<em>: specifies an address. For GLOBAL_</em> and SCRATCH_* when SADDR is NULL or 0x7f: specifies an address. For GLOBAL_* and SCRATCH_* when SADDR is not NULL or 0x7f: specifies an offset.</td>
</tr>
<tr>
<td>DATA</td>
<td>[47:40]</td>
<td>VGPR which supplies data.</td>
</tr>
<tr>
<td>SADDR</td>
<td>[54:48]</td>
<td>Scalar SGPR which provides an address of offset (unsigned). Set this field to NULL or 0x7f to disable use. Meaning of this field is different for Scratch and Global: FLAT: Unused Scratch: use an SGPR for the address instead of a VGPR Global: use the SGPR to provide a base address and the VGPR provides a 32-bit byte offset.</td>
</tr>
<tr>
<td>VDST</td>
<td>[63:56]</td>
<td>Destination VGPR for data returned from memory to VGPRs.</td>
</tr>
</tbody>
</table>

**Table 103. FLAT Opcodes**

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>FLAT_LOAD_UBYTE</td>
<td>54</td>
<td>FLAT_ATOMIC_UMIN</td>
</tr>
<tr>
<td>9</td>
<td>FLAT_LOAD_SBYTE</td>
<td>55</td>
<td>FLAT_ATOMIC_SMAX</td>
</tr>
<tr>
<td>10</td>
<td>FLAT_LOAD_USHORT</td>
<td>56</td>
<td>FLAT_ATOMIC_UMAX</td>
</tr>
<tr>
<td>11</td>
<td>FLAT_LOAD_SSHORT</td>
<td>57</td>
<td>FLAT_ATOMIC_AND</td>
</tr>
<tr>
<td>12</td>
<td>FLAT_LOAD_DWORD</td>
<td>58</td>
<td>FLAT_ATOMIC_OR</td>
</tr>
<tr>
<td>13</td>
<td>FLAT_LOAD_DWORDX2</td>
<td>59</td>
<td>FLAT_ATOMIC_XOR</td>
</tr>
<tr>
<td>14</td>
<td>FLAT_LOAD_DWORDX4</td>
<td>60</td>
<td>FLAT_ATOMIC_INC</td>
</tr>
<tr>
<td>15</td>
<td>FLAT_LOAD_DWORDX3</td>
<td>61</td>
<td>FLAT_ATOMIC_DEC</td>
</tr>
<tr>
<td>24</td>
<td>FLAT_STORE_BYTE</td>
<td>62</td>
<td>FLAT_ATOMIC_FCMPSWAP</td>
</tr>
<tr>
<td>25</td>
<td>FLAT_STORE_BYTE_D16_HI</td>
<td>63</td>
<td>FLAT_ATOMIC_FMIN</td>
</tr>
<tr>
<td>26</td>
<td>FLAT_STORE_SHORT</td>
<td>64</td>
<td>FLAT_ATOMIC_FMAX</td>
</tr>
<tr>
<td>27</td>
<td>FLAT_STORE_SHORT_D16_HI</td>
<td>80</td>
<td>FLAT_ATOMIC_SWAP_X2</td>
</tr>
<tr>
<td>28</td>
<td>FLAT_STORE_DWORD</td>
<td>81</td>
<td>FLAT_ATOMIC_CMPSWAP_X2</td>
</tr>
<tr>
<td>29</td>
<td>FLAT_STORE_DWORDX2</td>
<td>82</td>
<td>FLAT_ATOMIC_ADD_X2</td>
</tr>
<tr>
<td>30</td>
<td>FLAT_STORE_DWORDX4</td>
<td>83</td>
<td>FLAT_ATOMIC_SUB_X2</td>
</tr>
<tr>
<td>31</td>
<td>FLAT_STORE_DWORDX3</td>
<td>85</td>
<td>FLAT_ATOMIC_SMIN_X2</td>
</tr>
<tr>
<td>32</td>
<td>FLAT_LOAD_UBYTE_D16</td>
<td>86</td>
<td>FLAT_ATOMIC_UMIN_X2</td>
</tr>
</tbody>
</table>
### 13.8.2. GLOBAL

*Table 104. GLOBAL Opcodes*

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>GLOBAL_LOAD_UBYTE</td>
<td>53</td>
<td>GLOBAL_ATOMIC_SMIN</td>
</tr>
<tr>
<td>9</td>
<td>GLOBAL_LOAD_SBYTE</td>
<td>54</td>
<td>GLOBAL_ATOMIC_UMIN</td>
</tr>
<tr>
<td>10</td>
<td>GLOBAL_LOAD_USHORT</td>
<td>55</td>
<td>GLOBAL_ATOMIC_SMAX</td>
</tr>
<tr>
<td>11</td>
<td>GLOBAL_LOAD_SSHORT</td>
<td>56</td>
<td>GLOBAL_ATOMIC_UMAX</td>
</tr>
<tr>
<td>12</td>
<td>GLOBAL_LOAD_DWORD</td>
<td>57</td>
<td>GLOBAL_ATOMIC_AND</td>
</tr>
<tr>
<td>13</td>
<td>GLOBAL_LOAD_DWORDX2</td>
<td>58</td>
<td>GLOBAL_ATOMIC_OR</td>
</tr>
<tr>
<td>14</td>
<td>GLOBAL_LOAD_DWORDX4</td>
<td>59</td>
<td>GLOBAL_ATOMIC_XOR</td>
</tr>
<tr>
<td>15</td>
<td>GLOBAL_LOAD_DWORDX3</td>
<td>60</td>
<td>GLOBAL_ATOMIC_INC</td>
</tr>
<tr>
<td>22</td>
<td>GLOBAL_LOAD_DWORD_ADDTID</td>
<td>61</td>
<td>GLOBAL_ATOMIC_DEC</td>
</tr>
<tr>
<td>23</td>
<td>GLOBAL_STORE_DWORD_ADDTID</td>
<td>62</td>
<td>GLOBAL_ATOMIC_FCMPSWAP</td>
</tr>
<tr>
<td>24</td>
<td>GLOBAL_STORE_BYTE</td>
<td>63</td>
<td>GLOBAL_ATOMIC_FMIN</td>
</tr>
<tr>
<td>25</td>
<td>GLOBAL_STORE_BYTE_D16_HI</td>
<td>64</td>
<td>GLOBAL_ATOMIC_FMAX</td>
</tr>
<tr>
<td>26</td>
<td>GLOBAL_STORE_SHORT</td>
<td>80</td>
<td>GLOBAL_ATOMIC_SWAP_X2</td>
</tr>
<tr>
<td>27</td>
<td>GLOBAL_STORE_SHORT_D16_HI</td>
<td>81</td>
<td>GLOBAL_ATOMIC_CMPSWAP_X2</td>
</tr>
<tr>
<td>28</td>
<td>GLOBAL_STORE_DWORD</td>
<td>82</td>
<td>GLOBAL_ATOMIC_ADD_X2</td>
</tr>
<tr>
<td>29</td>
<td>GLOBAL_STORE_DWORDX2</td>
<td>83</td>
<td>GLOBAL_ATOMIC_SUB_X2</td>
</tr>
<tr>
<td>30</td>
<td>GLOBAL_STORE_DWORDX4</td>
<td>85</td>
<td>GLOBAL_ATOMIC_SMIN_X2</td>
</tr>
<tr>
<td>31</td>
<td>GLOBAL_STORE_DWORDX3</td>
<td>86</td>
<td>GLOBAL_ATOMIC_UMIN_X2</td>
</tr>
<tr>
<td>32</td>
<td>GLOBAL_LOAD_UBYTE_D16</td>
<td>87</td>
<td>GLOBAL_ATOMIC_SMAX_X2</td>
</tr>
</tbody>
</table>
### 13.8.3. SCRATCH

Table 105. SCRATCH Opcodes

<table>
<thead>
<tr>
<th>Opcode #</th>
<th>Name</th>
<th>Opcode #</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>SCRATCH_LOAD_UBYTE</td>
<td>27</td>
<td>SCRATCH_STORE_SHORT_D16_HI</td>
</tr>
<tr>
<td>9</td>
<td>SCRATCH_LOAD_SBYTE</td>
<td>28</td>
<td>SCRATCH_STORE_DWORD</td>
</tr>
<tr>
<td>10</td>
<td>SCRATCH_LOAD_USHORT</td>
<td>29</td>
<td>SCRATCH_STORE_DWORDX2</td>
</tr>
<tr>
<td>11</td>
<td>SCRATCH_LOAD_SSHORT</td>
<td>30</td>
<td>SCRATCH_STORE_DWORDX4</td>
</tr>
<tr>
<td>12</td>
<td>SCRATCH_LOAD_DWORD</td>
<td>31</td>
<td>SCRATCH_STORE_DWORDX3</td>
</tr>
<tr>
<td>13</td>
<td>SCRATCH_LOAD_DWORDX2</td>
<td>32</td>
<td>SCRATCH_LOAD_UBYTE_D16</td>
</tr>
<tr>
<td>14</td>
<td>SCRATCH_LOAD_DWORDX4</td>
<td>33</td>
<td>SCRATCH_LOAD_UBYTE_D16_HI</td>
</tr>
<tr>
<td>15</td>
<td>SCRATCH_LOAD_DWORDX3</td>
<td>34</td>
<td>SCRATCH_LOAD_SBYTE_D16</td>
</tr>
<tr>
<td>24</td>
<td>SCRATCH_STORE_BYTE</td>
<td>35</td>
<td>SCRATCH_LOAD_SBYTE_D16_HI</td>
</tr>
<tr>
<td>25</td>
<td>SCRATCH_STORE_BYTE_D16_HI</td>
<td>36</td>
<td>SCRATCH_LOAD_SHORT_D16</td>
</tr>
<tr>
<td>26</td>
<td>SCRATCH_STORE_SHORT</td>
<td>37</td>
<td>SCRATCH_LOAD_SHORT_D16_HI</td>
</tr>
</tbody>
</table>

### 13.9. Export Format

#### 13.9.1. EXP

```
EXP
1 1 1 1 1 0
VSRC3b
VSRC2b
VSRC1b
VSRC0b
```
The export format has only a single opcode, "EXPORT".

Table 106. EXP Fields

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Format or Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN</td>
<td>[3:0]</td>
<td>COMPR==1: export half-dword enable. Valid values are: 0x0,3,c,f [0] enables VSRC0 : R,G from one VGPR (R in low bits, G high) [2] enables VSRC1 : B,A from one VGPR (B in low bits, A high) COMPR==0: [0-3] = enables for VSRC0..3. EN may be zero only for &quot;NULL Pixel Shader&quot; exports (used when exporting only valid mask to NULL target).</td>
</tr>
<tr>
<td>COMPR</td>
<td>[10]</td>
<td>Indicates that data is float-16/short/byte (compressed). Data is written to consecutive components (rgba or xyzw).</td>
</tr>
<tr>
<td>DONE</td>
<td>[11]</td>
<td>Indicates that this is the last export from the shader. Used only for Position and Pixel/color data.</td>
</tr>
<tr>
<td>VM</td>
<td>[12]</td>
<td>1 = the exec mask IS the valid mask for this export. Can be sent multiple times, but user must send at least once per pixel shader. This bit is only used for Pixel Shaders.</td>
</tr>
<tr>
<td>ENCODING</td>
<td>[31:26]</td>
<td>111110</td>
</tr>
<tr>
<td>VSRC0</td>
<td>[39:32]</td>
<td>VGPR for source 0.</td>
</tr>
<tr>
<td>VSRC1</td>
<td>[47:40]</td>
<td>VGPR for source 1.</td>
</tr>
<tr>
<td>VSRC3</td>
<td>[63:56]</td>
<td>VGPR for source 3.</td>
</tr>
</tbody>
</table>